Address conversion apparatus

An apparatus for converting a logical address outputted by a processor into an equivalent physical address, said apparatus comprising:

• a content addressable memory;
• a random access memory coupled to said content addressable memory;
• and,
• a least recently used circuit coupled to said content addressable memory;
• said content addressable memory including a means for providing a hit word indication to the processor, said hit word indication indicating that a corresponding identification number of a process being processed by the processor and a corresponding logical address of said process is stored in said content addressable memory, and further indicating that the equivalent physical address stored in a corresponding word location of said random access memory is accessible;
• said content addressable memory further including a means for providing a miss-hit word indication to the processor, said miss-hit word indication indicating the absence of a corresponding identification number and corresponding logical address of said process, and further indicating that the processor is to search a main memory to locate the equivalent physical address of the logical address, wherein the logical address is stored in said content addressable memory at a word location indicated by said least recently used circuit, and wherein the thus located physical address is stored in a corresponding word location of said random access memory;
• said content addressable memory further including:
• a logical address area for storing the logical address of said process in each word location of said content addressable memory;
• a process identification number storage area for storing the process identification number in each word location of said content addressable memory;
• a valid bit for providing an indication of the validity of data stored in both said logical address area and said process identification number storage area in each word location of said content addressable memory;
• a word line for providing a matching word located during a search of said content addressable memory;
• a content addressable memory bit line for indicating whether said matching word exists in said content addressable memory, and a content addressable memory full line for providing an indication as to whether words in said content addressable memory are used by referring to said valid bit area of each word location of said content addressable memory;
• said random access memory including a physical address area for storing the physical address of the main memory to be accessed by said processor;
• said least recently used circuit including a counter data area having a reset portion for indicating a sequence of searching and reading of data of each word stored in said least recently used circuit;
• a valid bit for indicating the validity of data stored in said counter data area, a counter data reference bit line for providing counter data of a matching word when searching said content addressable memory and being commonly connected to the counter data area of each word;
• a comparator area disposed in each word location for comparing the counter data of the reference bit and the counter data of other words;
• a carry area disposed in each word for receiving a value stored in said counter data area of each word, and for selectively varying said value by one, and for resetting said counter data area, and a replace word generating area for specifying a word to be input to said content addressable memory in accordance with a carry signal from said carry area;
• wherein, when said least recently used circuit determines that there is an absence of a matching word in said content addressable memory on the basis of said content addressable memory bit line, and further determines that said content addressable memory is fully unoccupied on the basis of said content addressable memory full line, the value stored in said counter data area is increased by one, and the valid bit of said counter data area of an unused word is set, and the logical address and process identification number received from the processor and the valid bit corresponding to the unused word are set in said content addressable memory in a corresponding word location, and a physical address located by the processor in said main memory is set in said random access memory in a corresponding word location,
• wherein, when said least recently used circuit determines that there is an absence of a matching word in said content addressable memory on the basis of said content addressable memory bit line, and further determines that said content addressable memory is fully occupied on the basis of said content addressable memory full line, the value stored in said counter data area and the carry area of each word are simultaneously increased by one, and the logical address and the process identification number received from the processor are set in the corresponding content addressable memory of the replace word generated in accordance with said replace word generating area by using a carry signal generated in said carry unit, and the physical address located by the processor in the main memory is set in the random access memory at a corresponding word location of said random access memory, and
• wherein, when said least recently used circuit determines that there is a matching word in said content addressable memory on the basis of said content addressable memory bit line, said least recently used circuit receives said word line indicating the matching word from said content addressable memory, and a value of said counter data of a corresponding word is transmitted to each word through the counter data reference bit line, and the value of said counter data of said matching word and the value of the counter data of each other word are compared, and wherein the value of the counter data of a word having a value smaller than that of the counter data of the matching word is increased by one, and the counter data of the matching word is rendered to a value of an initial setting by said reset unit.