Method of making heterojunction transistors with wide band-gap stop etch layer
AssigneeTRW Inc.
InventorJohn J. Berenz
Life of this patent
Estimating the term…
Abstract
The thickness of a selected layer in an epitaxial heterojunction transistor is initially set to the exact desired value upon its formation, preferably by molecular beam epitaxy, and its thickness is left virtually unaltered during the rest of the fabrication process. Means are provided to prevent alteration of this thickness during subsequent exposure of the selected layer.
Claims16
A method for fabricating a high electron mobility transistor, comprising:
- forming a crystal layer of undoped gallium arsenide;
- growing an epitaxial layer of doped aluminum gallium arsenide over said gallium arsenide layer;
- terminating said foregoing aluminum gallium arsenide growing step after said aluminum gallium arsenide layer has reached a predetermined optimum thickness;
- growing an epitaxial stop etch layer of aluminum arsenide over said doped aluminum gallium arsenide layer;
- forming at least one overlying material layer over said stop etch layer;
- etching a gate opening through said at least one overlying layer with an etchant which does not attack said stop etch layer;
- and
- depositing a gate electrode in said gate opening.
A method for fabricating a high electron mobility transistor, comprising:
- forming a crystal layer of a first semiconductor;
- growing an epitaxial layer of a second semiconductor over said first layer;
- terminating said foregoing growing step after said second semiconductor layer has reached a predetermined optimum thickness;
- growing an epitaxial stop etch layer of AlAs over said second semiconductor layer;
- forming at least one overlying material layer over said stop etch layer;
- etching a gate opening through said at least one overlying layer with an etchant which does not attack said stop etch layer;
- and
- depositing a gate electrode in said gate opening.
A method for fabricating a transistor on a semiconductor substrate, comprising the steps of:
- forming a first semiconductor layer on the substrate;
- forming a second semiconductor layer of desired critical thickness on the first semiconductor layer, wherein the thickness of the second layer must be not be allowed to vary during the remaining method steps;
- forming a stop-etch layer of aluminum arsenide over the second semiconductor layer;
- forming additional semiconductor layers over the stop-etch layer;
- etching an opening through the additional semiconductor layers to the stop-etch layer, which prevents unwanted etching of the critical second semiconductor layer;
- and
- forming an electrical contact in the opening.
A method for fabricating a high electron mobility transistor, comprising:
- forming a crystal layer of undoped gallium arsenide;
- growing an epitaxial layer of doped aluminum gallium arsenide over said gallium arsenide layer;
- terminating said foregoing aluminum gallium arsenide growing step after said aluminum gallium arsenide layer has reached a predetermined optimum thickness;
- growing an epitaxial stop etch layer over said doped aluminum gallium arsenide layer;
- forming at least one overlying material layer over said stop etch layer;
- etching a gate opening through said at least one overlying layer with an etchant which does not attack said stop etch layer;
- and
- depositing a gate electrode in said gate opening;
- wherein said stop etch layer remains in said gate opening after the formation thereof so that said gate electrode is deposited directly on said stop etch layer.
A method for fabricating a transistor on a semiconductor substrate, comprising the steps of:
- forming a first semiconductor layer on the substrate;
- forming a second semiconductor layer of desired critical thickness on the first semiconductor layer, wherein the thickness of the second layer must not be allowed to vary during the remaining method steps;
- forming a stop-etch layer over the second semiconductor layer;
- forming at least one additional semiconductor layer over the stop-etch layer;
- etching an opening through the at least one additional semiconductor layer to the stop-etch layer, which prevents unwanted etching of the critical second semiconductor layer;
- and
- forming an electrical contact in the opening;
- wherein the stop-etch layer remains in the opening after the formation thereof so that the electrical contact is deposited directly on the stop-etch layer.
A method for fabricating a high electron mobility transistor, comprising:
- forming a crystal layer of a first semiconductor;
- growing an epitaxial layer of a second semiconductor over said first layer;
- terminating said foregoing growing step after said second semiconductor layer has reached a predetermined optimum thickness;
- growing an epitaxial stop etch layer over said second semiconductor layer;
- forming at least one overlying material layer over said stop etch layer;
- etching a gate opening through said at least one overlying layers with an etchant which does not attack said stop etch layer;
- and
- depositing a gate electrode in said gate opening;
- wherein said stop etch layer remains in said gate opening after the formation thereof so that said gate electrode is deposited directly on said stop etch layer.
Dependencies are inferred from the claim text.