Selective area nucleation and growth method for metal chemical vapor deposition using focused ion beams
AssigneeHughes Aircraft Company
InventorsRandall L. Kubena, Thomas M. Mayer
Life of this patent
Estimating the term…
Loading patent…
AssigneeHughes Aircraft Company
InventorsRandall L. Kubena, Thomas M. Mayer
Estimating the term…
A method for depositing metallic lines on an IC chip or mask is described using a focused ion beam (FIB) with a much lower ion dosage than previously required, on the order of 10.sup.14 -10.sup.15 ions/cm.sup.2. A substrate is scanned with the FIB to produce a series of nucleation sites on the substrate surface. These nucleation sites can be in an adlayer or can be produced by lattice damage or sputtering directly in the substrate material. The substrate is then exposed to a source gas containing the material to be deposited, while heated to a temperature slightly less than the spontaneous thermal decomposition temperature of the source gas. This results in a well-defined line of materials being deposited from the source gas along the line defined by the nucleation sites. The ratio of the spontaneous activation energy to the autocatalytic activation energy for the gases is preferably at least about an order of magnitude, and the FIB is preferably moved in multiple scans across the desired line. In a particular embodiment both the adlayer and source gas comprise iron pentacarbonyl, an ion dosage of 3.times.10.sup.14 ions/cm.sup.2 is used, and the substrate is heated to approximately 130.degree. C. The ion dosage is low enough that the system is compatible with other FIB processes, such as lithography, implantation and sputtering. Applications include the fabrication and repair of both ICs and masks.
A method of depositing a material along a desired locus on a substrate, comprising:
A method of depositing a material along a desired locus on a substrate, comprising:
A focused ion beam (FIB) processing method, comprising:
An in-situ method of forming a circuit connection during the fabrication of an IC chip, comprising:
An in-situ method of repairing a circuit connection on an IC chip, comprising:
An in-situ method of forming a mask for use in the fabrication of IC chips, comprising:
An in-situ method of repairing a line on a mask used for the fabrication of IC chip, comprising:
Dependencies are inferred from the claim text.