Loading patent…
AssigneeInternational Business Machines Corporation
InventorsJohn C. Cassani, Mark K. DeMoor, Paul W. Graf, Jonathan J. Hurd, Christopher D. Jones, Stephen F. Newton, David R. Thomas
Estimating the term…
A latch (29) is set by a clock (33) to turn on power switch (FET 5). The latch (29) is reset by high voltage comparator (21), by a 50 percent clock delay (35) and by a low-voltage-to-charging-current comparator (19). The voltage at turn-on is compared with a up-ramping reference (15) until it equals an operating reference (17). A temporary delay (pulse circuit 39 and gate 37) is provided before the low voltage comparison can be effective. The delay prevents response to parasitic effects across the power switch (5). Excess drive is prevented resulting from low output currents and malfunctions, and at turn-on.
A first converter circuit comprising an input from a direct current voltage source, an inductor connected from said input to a first node, a second converter circuit connected to said first node and having a direct current voltage output for a load, a switch connected from said first node in parallel with said output, means to produce a first control signal corresponding to the current carried by said switch, means to produce a second control signal corresponding to the difference of the voltage at said output and a first reference signal corresponding to a voltage from said output lower than a first predetermined level, means to produce a third control signal when said second control signal is less than a second predetermined level with respect to a second reference signal corresponding to a voltage from said output higher than a third predetermined level, means to produce a fourth control signal when said first control signal is at least at a fourth predetermined level with respect to said second control signal, a clock source for producing a clock signal, means to produce a displaced clock signal displaced less than one cycle from said clock signal, a latch having a set input and at least one reset input, means controlling said switch in response to the status of said latch so that said switch is closed when said latch is set and said switch is open when said latch is reset, means to produce a fifth control signal at each initial closing of said switch, means responsive to said fifth control signal to temporarily inhibit said fourth control signal from resetting said latch, and means connecting said clock to said set input to set said latch, means connecting said fourth control signal to said reset input to reset said latch when not temporarily inhibited in response to said fifth control signal, means connecting said third control signal to said reset input to reset said latch, and means connecting said displaced clock signal to said reset input to reset said latch.
A first converter circuit comprising an input from a direct current voltage source, an inductor connected from said input to a first node, a second converter circuit connected to said first node and having a direct current voltage output for a load, power field effect transistor system connected from said first node in parallel with said output, means to produce a first control signal corresponding to the current carried by said switch, an amplifier to produce a second control signal corresponding to the difference of the voltage at said output and a first reference signal corresponding to a voltage from said output lower than a first predetermined level, a comparator to produce a third control signal when said second control signal is less than a second predetermined level with respect to a second reference signal corresponding to a voltage from said output higher than a third predetermined level, a comparator to produce a fourth control signal when said first control signal is at least at a fourth predetermined level with respect to said second control signal, a clock source for producing a clock signal, means to produce a displaced clock signal displaced less than one cycle from said clock signal, a latch having a set input and at least one reset input, means switching said power system in response to the status of said latch so that said power system is off when said latch is set and on when said latch is reset, means to produce a fifth control signal at each initial closing of said switch, means responsive to said fifth control signal to temporarily inhibit said fourth control signal from resetting said latch, and means connecting said clock to said set input to set said latch, means connecting said fourth control signal to said reset input to reset said latch when not temporarily inhibited in response to said fifth control signal, means connecting said third control signal to said reset input to reset said latch, and means connecting said displaced clock signal to said reset input to reset said latch.
Dependencies are inferred from the claim text.