US 4,902,914 AGranted

Logic circuit used in standard IC or CMOS logic level

AssigneeKabushiki Kaisha Toshiba

InventorHideaki Masuoka

Life of this patent

Estimating the term…

Loading patent…

Abstract

A logic circuit includes first and second NPN bipolar transistors whose collector-emitter paths are serially connected between a power source potential terminal and a ground terminal, the connection node of the first and second bipolar transistors being connected to a signal input terminal; a first CMOS logic circuit having an input terminal connected to a signal input terminal and an output terminal connected to the base of the first NPN bipolar transistor; a second CMOS logic circuit having an input terminal connected to the signal input terminal and an output terminal connected to the signal output terminal; a first switching circuit connected between the signal output terminal and the base of the second bipolar transistor, and to be set OFF when an input signal is set at a level at which the first NPN bipolar transistor is rendered conductive, and to be set ON when the input signal is set at a level at which the first NPN bipolar transistor is rendered nonconductive; and a second switching circuit connected between the second potential supply source and the base of the second NPN bipolar transistor, and to be set OFF when the input signal is set at a level at which the first NPN bipolar transistor is rendered conductive, and to be set ON when the input signal is set at a level at which the first NPN bipolar transistor is rendered nonconductive.

Claims6

Dependent claims

A logic circuit used in a standard IC of CMOS logic level, comprising:

signal input means for receiving input data;
a signal output terminal;
a first potential supply source;
a second potential supply source;
first and second bipolar transistors each having a base, collector, and emitter, the collector-emitter paths being serially connected to each other at a connection node between said first and second potential supply sources, the connection node of said first and second bipolar transistors being connected to said signal output terminal for setting the signal output terminal to a first potential level;
first CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to the base of said first bipolar transistor;
second CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to said signal output terminal, said second CMOS logic means being operative to change said first potential level of the signal output terminal to the potential level of one of said first and second potential supply sources;
first switching means connected between said signal output terminal and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive;
and
second switching means connected between said second potential supply source and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive, wherein said signal input means is a signal input terminal, each of said first and second CMOS logic means is a CMOS inverter and said first switching means comprises an N channel MOSFET whose drain-source path is connected between said signal output terminal and the base of said second bipolar transistor, and whose gate is connected to said signal input terminal.

7 more elements

A logic circuit used in a standard IC of CMOS logic level, comprising:

signal input means for receiving input data;
a signal output terminal;
a first potential supply source;
a second potential supply source;
first and second bipolar transistors each having a base, collector, and emitter, the collector-emitter paths being serially connected to each other at a connection node between said first and second potential supply sources, the connection node of said first and second bipolar transistors being connected to said signal output terminal for setting the signal output terminal to a first potential level;
first CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to the base of said first bipolar transistor;
second CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to said signal output terminal, said second CMOS logic means being operative to change said first potential level of the signal output terminal to the potential level of one of said first and second potential supply sources;
first switching means connected between said signal output terminal and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive;
second switching means connected between said second potential supply source and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive;
a first diode whose anode and cathode are connected to said signal input means and said first potential supply source;
a second diode whose cathode and anode are connected to said signal input means and said second potential supply source;
a third diode whose anode and cathode are connected to said signal output terminal and said first potential supply source;
a fourth diode whose cathode and anode are connected to said signal output terminal and said second potential supply source;
a first resistor connected between said signal input means and said first CMOS logic means;
a second resistor connected between said input means and said second CMOS logic means;
and a third resistor connected between said signal input means and said first switching means.

13 more elements

A logic circuit used in a standard IC of CMOS logic level, comprising:

signal input means for receiving input data;
a signal output terminal;
a first potential supply source;
a second potential supply source;
first and second bipolar transistors each having a base, collector, and emitter, the collector-emitter paths being serially connected to each other at a connection node between said first and second potential supply sources, the connection node of said first and second bipolar transistors being connected to said signal output terminal for setting the signal output terminal to a first potential level;
first CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to the base of said first bipolar transistor;
second CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to said signal output terminal, said second CMOS logic means being operative to change said first potential level of the signal output terminal to the potential level of one of said first and second potential supply sources;
first switching means connected between said signal output terminal and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive;
and
second switching means connected between said second potential supply source and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive, wherein said signal input means includes n (which is an integer greater than 1) signal input terminals, each of said first and second CMOS logic means comprises an n-input NAND gate, and said first switching means comprises n number of N channel MOSFETs whose drain-source paths are serially connected between said signal output terminal and the base of said second bipolar transistor, and whose gates are respectively connected to said signal input terminals.

7 more elements

A logic circuit used in a standard IC of CMOS logic level, comprising:

signal input means for receiving input data;
a signal output terminal;
a first potential supply source;
a second potential supply source;
first and second bipolar transistors each having a base, collector, and emitter, the collector-emitter paths being serially connected to each other at a connection node between said first and second potential supply sources, the connection node of said first and second bipolar transistors being connected to said signal output terminal for setting the signal output terminal to a first potential level;
first CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to the base of said first bipolar transistor;
second CMOS logic means having an input terminal connected to said signal input means and an output terminal connected to said signal output terminal, said second CMOS logic means being operative to change said first potential level of the signal output terminal to the potential level of one of said first and second potential supply sources;
first switching means connected between said signal output terminal and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive;
and
second switching means connected between said second potential supply source and the base of said second bipolar transistor, operative to be switched OFF at times when the input data is set a potential level corresponding to the level for rendering said first bipolar transistor conductive, and operative to be switched ON at times when the input data is set at a potential level corresponding to the level for rendering said first bipolar transistor nonconductive, wherein said signal input means includes n (which is an integer greater than 1) signal input terminals, each of said first and second CMOS logic means comprises an n-input NOR gate, and said first switching means comprising n number of N channel MOSFETs whose drain-source paths are connected in parallel between said signal output terminal and the base of said second bipolar transistor, and whose gates are respectively connected to said signal input terminals.

7 more elements

Dependencies are inferred from the claim text.