MESFET process employing dummy electrodes and resist reflow
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorHirofumi Nakano
Life of this patent
Estimating the term…
Loading patent…
AssigneeMitsubishi Denki Kabushiki Kaisha
InventorHirofumi Nakano
Estimating the term…
A production method for a semiconductor device (e.g. MESFET) includes a metal pattern production process for producing a plurality of metal patterns e.g. gate, source, drain electrodes on a semiconductor substrate having an active layer. The metal pattern production process includes disposing dummy metal patterns (2a/2b) of silicon nitride at a plurality of metal pattern production regions on the semiconductor substrate using a resist mask (3), disposing a resist pattern (4) on the entire surface of the substrate with gaps between the metal pattern production regions, filling the gaps between said dummy metal patterns and the resist pattern with resist by reflowing the resist pattern (4), removing the dummy metal patterns (2a), depositing a metal layer over the entire surface of the partially completed device, and lifting off unwanted metal to produce a desired metal pattern of source/drain electrodes (5). The second and subsequent steps for replacing the dummy metal pattern with the metal pattern are repeated using another resist pattern (6) to form gate electrode (7).
A method for producing a semiconductor device including a metal pattern production process for producing a plurality of metal patterns on a semiconductor substrate having an active layer comprising:
A method for making a field effect transistor having source, drain, and gate electrodes so that the spacing from the gate electrode to the other electrodes is accurately reproduced in a plurality of field effect transistors comprising:
Dependencies are inferred from the claim text.