High density read-only memory
AssigneeRaytheon Company
InventorsJun-ichi Sano, Moshe Mazin, Lance A. Glasser
Life of this patent
Estimating the term…
Loading patent…
AssigneeRaytheon Company
InventorsJun-ichi Sano, Moshe Mazin, Lance A. Glasser
Estimating the term…
An integrated circuit memory having a plurality of row lines; a plurality of select lines; a plurality of output lines; a plurality of memory cells; each pair of memory cells having common outputs coupled to a select one of the plurality of output lines and common address inputs coupled to a select one of the plurality of row lines, wherein ambiguity of which memory cell of the pair of memory cells to be selected, being coupled to a select one of the plurality of row lines and a select one of the plurality of output lines, is determined by two selected ones of the plurality of select lines coupled thereto. Also provided is a first decoder, responsive to an input address, for enabling a select one of the plurality of row lines, and a second decoder, responsive to the row lines and to the input address, for enabling a select one of the select lines which corresponds to pairs of memory cells with an enabled row line.
In a read only memory wherein pairs of field effect transistors, each having actuable gate, drain and source electrodes, are disposed to form an M X N matrix, where M is the number of rows and N is the number of columns in such matrix, with the gate electrode of each one of the N pairs of field effect transistors in each one of the M rows being connected to a "one out of M" decoder so that the gate electrodes of the field effect transistors in a selected row may be actuated and with the drain electrodes of a first one of each one of the M pairs of field effect transistors in each one of the N columns being connected to a first one of corresponding N output lines and the drain electrode of the second one of each one of such M pairs being connected to a second one of the corresponding N output lines so that the drain electrode of each field effect transistor in each one of such M pairs may be separately actuated, the improvement comprising:
Dependencies are inferred from the claim text.