Pull-up circuit for high impedance word lines
AssigneeTexas Instruments Incorporated
InventorPravin Patel
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorPravin Patel
Estimating the term…
A circuit for assisting the charging of a line conductor having a distributed resistance and capacitance, such as a word line in a semiconductor memory device, is disclosed. In the conventional memory device, a driver circuit is disposed at one end of a word line, with a circuit for holding unselected word lines at the discharged voltage being disposed at the end of the word line opposite from the drive circuit. The invention is directed towards a pull-up circuit being disposed at the end of the word line opposite the driver circuit, the pull-up circuit having a transistor which is precharged to a high voltage prior to the active cycle. The precharged transistor is discharged as the selected word line is charged by the driver circuit, causing a driving node in the circuit to be connected to a high supply voltage. The driving node is connected to the word line by a transistor which is responsive to a select signal generated by the address decoder; once selected, the word line at the end opposite the driver circuit is driven by the high supply voltage. This will enable the selected word line to be pulled up to the high supply voltage at both ends, thereby reducing the time required to charge the word line to the required voltage level. The pull-up circuit may also include a transistor for holding the word line low, if unselected; this transistor is made non-conductive as the precharged transistor is discharged. Further disclosed is a circuit which allows a plurality of word lines to share the precharging and driving transistors, but which dedicates for each word line the "bleeder" transistor for holding unselected word lines low and the transistors for coupling the driving node to the word line. In addition, a circuit which provides a reduced voltage at the bleeder transistor, thereby speeding up the charging of the word line by the driver circuit, is disclosed.
In a circuit for driving a load from a first logic state to a second logic state, wherein the load comprises a line conductor having a first end and a second end, and having a resistance and a capacitance between its time end and its second end of said load and a pull-up circuit connected to the second end of said load, said pull-up circuit comprising:
In a memory device comprised of a plurality of memory cells arranged in rows and columns, wherein an address decoder selects a row of said memory cells responsive to a row address signal, and wherein the selected row is addressed by a word line associated with said row being driven from a first logic state to a second logic state, said word lines of unselected rows remaining at said first logic state, each said word line having a first end and a second end with a capacitance and resistance distributed therebetween, the combination of a driver circuit connected to the first end of a first word line and a pull-up circuit connected to the second end of said first word line, said pull-up circuit comprising:
Dependencies are inferred from the claim text.