Pseudorandom dither for frequency synthesis noise
AssigneeQUALCOMM Incorporated
InventorsRichard J. Kerr, Lindsay A. Weaver
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsRichard J. Kerr, Lindsay A. Weaver
Estimating the term…
A method and apparatus for reducing spurious output noise in digital frequency synthesizers employing sine amplitude converters connected to Digital-to-Analog converters to generate analog waveforms from sine amplitude data. Random or pseudorandom numbers having a value equal to or less than plus or minus one-half of a minimum quantization step or value change for the sine amplitude data are generated and added to the sine amplitude data with the resulting sum being transferred to the Digital-to-Analog converter. In one embodiment, a summation circuit is connected between an output of the sine function converter and an input of the Digital-to-Analog converter and also has a second input connected to a pseudorandom number generator which provides Pseudorandom numbers varying in value over a range of .+-.1/2.sup.n+1 times a least significant step value, or bit for base 2, of a corresponding Digital-to-Analog input data value where n is greater than or equal to 1.
A method of reducing spurious response output from a digital frequency synthesizer where the synthesizer employs a phase angle accumulator connected to a sine function converter to convert phase angle data to digital sine amplitude numbers, and with an output of the sine converter connected to a Digital-to-Analog converter to generate an analog signal in response to the since amplitude numbers, comprising the steps of:
An apparatus for reducing spurious output response in a direct digital frequency synthesizer, employing a phase angle accumulator connected to a sine function converter to convert phase data to digital amplitude numbers and being further connected to a Digital-to-Analog converter which generates an analog signal according to the amplitude numbers, comprising:
A method of reducing spurious response from a digital frequency synthesizer where the synthesizer employs a phase angle accumulator connected to a sine function converter to convert phase angle data to digital sine amplitude numbers, and with an output of the sine converter connected to a Digital-to-Analog converter which generates an analog signal in response to the sine amplitude numbers, comprising the steps of:
An apparatus for reducing spurious output response in a direct digital frequency synthesizer, employing a phase angle accumulator connected to a sine function converter to convert phase data to digital amplitude numbers and being further connected to a Digital-to-Analog converter which generates an analog signal according to the amplitude numbers, comprising:
Dependencies are inferred from the claim text.