Heterojunction field effect transistor device and process of fabrication thereof
AssigneeGeneral Electric Company
InventorKeiichi Ohata
Life of this patent
Estimating the term…
Loading patent…
AssigneeGeneral Electric Company
InventorKeiichi Ohata
Estimating the term…
For improvement in a transit time of electrons, there is disclosed a heterojunction field effect transistor fabricated on a semi-insulating GaAs substrate, comprising a first layer overlying the semi-insulating substrate and formed of a high-purity GaAs, a second layer overlying the first layer and formed of an n-type AlGaAs which is smaller in electron affinity than the high-purity GaAs, a source region penetrating from the first layer into the second layer so as to be in contact with the active channel layer formed in the first layer and formed of an gallium-rich AlGaAs, a drain region, and a gate electrode formed on the second layer, an energy gap takes place between the source region and the first layer due to a lower edge of the conduction band thereof higher in energy level than that of the high-purity GaAs, thereby accelerating electrons supplied from the source region to the active channel layer.
A heterojunction field effect transistor fabricated on a semi-insulating substrate, comprising:
Dependencies are inferred from the claim text.