US 4,890,068 AGranted

Open-loop current amplifiers having improved gain characteristics

AssigneeSiemens Aktiengesellschaft

InventorSyed M. Ahmed

Life of this patent

Estimating the term…

Loading patent…

Abstract

An amplifier includes a first pair of FETS arranged in a differential amplifier configuration having their drain-source paths connected between a first constant current source and a point of operating potential. A second pair of FETS has gate electrodes coupled together for receiving an input signal, source electrodes coupled together to a second constant current source, and drain electrodes connected to sources of third and fourth FETS, respectively. The gate electrodes of the fourth FET and the first FET in the first pair are connected to the sources of the third and fourth FETS, respectively, the latter connection forming an output junction. A third pair of FETS has gate electrodes coupled together for receiving the input signal, source electrodes coupled together to the source electrodes of the second pair to form another differential amplifier configuration, and drain electrodes coupled to the source electrodes of fifth and sixth FETs, respectively. The sixth FET has its source electrode coupled to the gate electrode of the second FET in the first pair, and its gate electrode coupled to the source electrode of the fifth FET. The drain electrodes of the third, fourth, fifth and sixth FETS are coupled to the point of operating potential. The gate electrodes of the third and fifth FETS are coupled to a point of reference potential. Upon receipt of the input signal, the amplifier provides a high gain output signal at the output junction.

Claims20

Dependent claims

An improved wideband amplifier apparatus (FIG. 5) for exhibiting increased gain over a broad bandwidth comprising:

a first pair of FETS (53, 56) arranged in a differential amplifier configuration having source electrodes coupled together, and drain electrodes adapted to be coupled to a point of operating potential (vCC), and means (49, 50) coupled to said source electrodes of said first pair to provide a current return for said first pair, each FET in said first pair having a gate electrode,
a second pair of FETS (42, 43) having gate electrodes coupled together for receiving an input signal and source electrodes coupled together, with a first FET (42) in said second pair having a drain electrode coupled to the source electrode of a third FET (52) with the gate electrode of said third FET (52) coupled to a point of reference potential and with the drain electrode of said third FET (52) adapted to be coupled to said point of operating potential, with the drain electrode of a second FET (43) in said second pair coupled to the source electrode of a fourth FET (51) at a first junction, with the source electrode of said third FET (52) coupled to the gate electrode of said fourth FET (51) and with said first junction coupled to the gate electrode of a first FET (53) in said first pair, said first junction providing an output (VOUT 2),
a third pair of FETS (46, 47) having gate electrodes coupled together for receiving said input signal and source electrodes of said second pair of FETS (42,43) to form a differential amplifier configuration therewith and means (44, 45) coupled to said source electrodes of said second and third pairs to provide a current return for said second and third pairs, and with the drain electrode of a first FET (47) in said third pair coupled to the source electrode of a fifth FET (58) at a second junction, with the gate electrode of said fifth FET (58) coupled to a point of reference potential, and with the drain electrode of a second FET (46) in said third pair coupled to the source electrode of a sixth FET (57) at a third junction, the gate electrode of said sixth FET (57) being coupled to the second junction, with the drain electrodes of said fourth, fifth and sixth FETS (51, 57, 58) adapted to be coupled to said point of operating potential and with the third junction coupled to the gate electrode of a second FET (56) in said first pair, whereby upon receipt of said input signal, said amplifier provides a high gain output signal at the drain electrode of said second FET (43) of said second pair (VOUT 2).

In a wideband amplifier (FIG. 3) employing a first pair of FETS (26, 29) arranged in a differential amplifier configuration and having the source electrodes coupled together and returned to a point of reference potential via a first constant current source (38, 39) with the drain electrodes coupled to a point of operating potential (VCC), a second pair of FETS (22, 23) arranged in a differential amplifier configuration having the source electrodes connected together and returned to a point of reference potential via a second constant current source (36, 37), a third pair of FETS (33, 34) arranged in a differential amplifier configuration with the source electrodes coupled together and connected to the source electrodes of said second pair (22, 23) and with the gate electrodes of said second pair connected together for receiving an input signal to be amplified (VIN) and with the gate electrodes of said third pair connected together for receiving said input signal, with the drain electrode of a first FET (22) in said second pair connected to the source electrode of a third FET (24) having a grounded gate electrode and having a drian electrode adapted to be connected to said point of operating potential (VCC), with the drain electrode of a second FET (23) in said second pair connected to the source electrode of a fourth FET (25) having a drain electrode adapted to be coupled to said point of operating potential (VCC), with the drain electrode of said second FET (23) in said second pair and the source of said fourth FET (25) connected to the gate electrode of a first FET (26) of said first pair, with the drain electrode of a first FET (34) of said third pair connected to the source electrode of a fifth FET (31) having a grounded gate and having a drain adapted to be connected to said point of operating potential (VCC), with the drain electrode of a second FET (33) of said third pair connected to the source electrode of a sixth FET (32) having a drain electrode adapted to be connected to said point of operating potential, with the junction between the source electrode of said sixth FET (32) and the drain of said second FET (33) of said third pair connected to the gate electrode of a second FET (29) of said first pair, the improvement therewith comprising:

means connecting the gate electrode of said fourth FET (25) to the source electrode of said third FET (24), and means connecting the gate electrode of said sixth FET (32) to the source electrode of said fifth FET (31) to generate a gate to source voltage, a VGS, for third and fourth FETS 24 and 25, and fifth and sixth FETS 31 and 32, respectively, which is at least two times that of an amplifier having the gate electrodes of said third and fourth FETS 24 and 25 connected together and the gate electrodes of said fifth and sixth FETS 31 and 32 connected together, whereby a transfer is doubled.

Dependencies are inferred from the claim text.

Facts

Application: 07/283,674Filed 13 Dec 1988
Granted: 26 Dec 1989
Term ends: Not estimatedThe source records don’t support an estimate.

Classification8 codes

H03F 3/45183
Using MOSFET transistors as the active amplifying circuit: long tailed pairs
H03F 2203/45364
Indexing scheme relating to differential amplifiers: the AAC comprising multiple transistors parallel coupled at their gates and sources only,…
H03F 2203/45381
Indexing scheme relating to differential amplifiers: the AAC comprising multiple transistors coupled in shunt
H03F 2203/45486
Indexing scheme relating to differential amplifiers: the CSC comprising two or more paralleled transistors as current source