Single-channel bus system for multi-master use with bit cell synchronization, and master station comprising a bit cell synchronization element suitable for this purpose
AssigneeU.S. Philips Corporation
InventorEvert D. van Veldhuizen
Life of this patent
Estimating the term…
Abstract
Messages consisting of an arbitration field followed by a data field circulate in a single-channel bus system. The stations comprise a storage element for an intended delay time between a locally formed signal transition and a resultant detectable signal transition. The stations also comprise a continuous sequencer for the successive bit cells. When a signal transition is detected, the sequencers are loaded with the position of the storage element, so that they are synchronized. In the case of a transmission operation, the delay is measured, so as to update the contents of the storage element.
Claims7
A single-channel bus system for multi-master use for a plurality of mutually asynchronously controlled master stations using messages comprising an arbitration field of a uniform number of bit cells of fixed nominal length, followed by a data field, the system comprising:
- (a) a bus having a dominant state and a non-dominant state, and
- (b) for each respective master station:
- a storage element for storing an intended delay time between a local signal transition generated by the respective master station and a resultant detectable signal transition, which resultant detectable signal transition results from the local signal transition and is detectable on the bus;
- sequencer means, having a cycle duration which corresponds to said nominal length, for starting an arbitration field bit cell when the sequencer means reaches a given state within a cycle;
- a first adjusting element (148) for presetting said sequencer means with the contents of the storage element under control of a state transition, on the bus, to the dominant bus state;
- wherein
- (c) at least one master station comprises
- a second adjusting element (140) for loading a current state of said sequencer means into said storage element during the data field of a message to be transmitted by the respective master station, under control of a further state transition, on the bus, to the dominant bus state.
A master station for use in a bus-system along with at least one other master station, the master stations in the bus-system being mutually asynchronously controlled using messages comprising an arbitration field of a uniform number of bit cells of fixed nominal length, followed by a data field, the bus-system further including a bus having a dominant state and a non-dominant state, the claimed master station comprising:
- (a) a storage element for storing an intended delay time, which intended delay time represents a delay between a local signal transition generated by the respective master station and a resultant detectable signal transition, which resultant detectable signal transition results from the local signal transition and is detectable on the bus;
- (b) sequencer means, having a cycle duration which corresponds to said nominal length, for starting an arbitration field bit cell when the sequencer means reaches a given state within a cycle;
- (c) a first adjusting element (148) for presetting said sequencer means with the contents of the storage element under control of a station transition, on the bus, to the dominant bus state;
- and
- (d) a second adjusting element (140) for loading a current state of said sequencer means into said storage element during the data field of a message to be transmitted by the master station, under control of a further state transition, on the bus, to the dominant bus state.
Apparatus for synchronizing a master station with at least one other master station in a single-channel multi-master bus-system, the bus-system including a bus having a first and second state, the apparatus comprising:
- (a) means for transmitting and receiving bits to and from the bus, the bits having a fixed nominal length;
- (b) means for storing an anticipated delay time between a local signal transition generated by the master station and a resultant detectable signal transition, which resultant detectable signal transition results from the local signal transition and is detectable on the bus;
- (c) means for creating a cycle, having a duration which corresponds to said fixed nominal length, and for starting transmission by the master station of a bit of a first type at a given state within the cycle;
- (d) means for presetting said cycle creating means with contents of the storing means, under control of a state transition between the first and second states on the bus;
- and
- (e) means for loading a current state, of the cycle creating means, into the storing means during transmission by the master station of a bit of a second type under control of a further state transition between the first and second states on the bus.
Dependencies are inferred from the claim text.