US 4,829,018 AGranted

Multilevel integrated circuits employing fused oxide layers

OwnerSven E. Wahlstrominventor

Life of this patent

Estimating the term…

Loading patent…

Abstract

A multilevel semiconductor integrated circuit is fabricated by providing a plurality of substrates having an epitaxial layer on one surface and a silicon oxide layer on the surface of the epitaxial layer. The substrates are sequentially stacked with the silicon oxide layers in contact and fused together. One substrate is retained as a support, and other substrates are removed by etching after the fusion of the silicon oxide layers, thereby leaving only the stacked epitaxial layers separated by silicon oxide. The stacked structure facilitates the vertical fabrication of CMOS transistor pairs sharing a common gate electrode in an epitaxial layer between the two transistors. Electrical isolation between the epitaxial layers is provided by the fused silicon oxide or by removing the silicon oxide and some of the silicon thereby forming a void between adjacent epitaxial layers. Circuit devices in the plurality of epitaxial layers are readily interconnected by forming conductive vias between the epitaxial layers.

In the fabrication of multilevel semiconductor integrated circuits, a method of forming devices in multilayers of silicon semiconductor material comprising the steps of

providing a first silicon semiconductor substrate having a first silicon compound dielectric layer on a surface of said substrate,
providing a second silicon semiconductor substrate having a first silicon epitaxial layer on one surface and a second silicon compound dielectric layer on a surface of said second epitaxial layer,
stacking said second silicon semiconductor substrate on said first silicon semiconductor substrate with said first and second silicon dielectric layers in contact,
fusing said dielectric layers together,
removing said second substrate by etching thereby leaving said first substrate as a support for said first epitaxial layer,
forming elements of an electrical device in said first epitaxial layer using photoresist masking,
providing a third silicon compound dielectric layer on the surface of said first epitaxial layer,
providing a third silicon semiconductor substrate having a second silicon epitaxial layer on one surface and a fourth silicon compound dielectric layer on the surface of said third epitaxial layer,
stacking said fourth dielectric layer on the third dielectric layer on said first epitaxial layer,
fusing said fourth dielectric layer to said third dielectric layer on said surface of said first epitaxial layer,
removing said third silicon semiconductor substrate by etching thereby leaving said first substrate as a support for said first and second silicon epitaxial layers,
forming elements of an electrical device in said second epitaxial layer using photoresist masking and wherein a photomask is optically aligned by looking through said second epitaxial layer to alignment marks on said first epitaxial layer, and
providing conductive vias between said first epitaxial layer and said second epitaxial layer for interconnecting electrical components in said first and second epitaxial layers.

10 more elements

Abstract

Claims2