Digitally controlled phase locked loop system
AssigneeRCA Licensing Corporation
InventorWerner N. Hartmeier
Life of this patent
Estimating the term…
Loading patent…
AssigneeRCA Licensing Corporation
InventorWerner N. Hartmeier
Estimating the term…
A phase locked loop system for generating a line-locked clock signal for a television signal processing system includes an analog phase-locked loop nested within a digital phase locked loop. The analog phase-locked loop is synchronized to a reference signal which is derived from the most significant bit of a digital oscillator signal generated by a clocked digital oscillator. To reduce instability in this reference signal, the ratio of the frequency of the clock signal to the frequency of the digital oscillatory signal is chosen to be a noninteger value greater than two. In one embodiment of the invention the stability of the reference signal is further enhanced by adaptively delaying transitions in the reference signal by amounts of time that are inversely proportional to the value of the less significant bits of the samples corresponding to the transitions.
Apparatus comprising:
In a television signal processing system, apparatus comprising:
Dependencies are inferred from the claim text.