Vertical synchronizing signal detection circuit
AssigneeNippon Gakki Seizo Kabushiki Kaisha
InventorSadayuki Narusawa
Life of this patent
Estimating the term…
Abstract
A vertical synchronizing signal detection circuit detects a vertical synchronizing signal from a television signal by detecting level of the television signal by sampling the television signal at a plurality of sample points established in a plurality of successive horizontal scanning periods and comparing a pattern of level of the television signal during the successive horizontal scanning periods with a reference pattern on the condition that synchronizing signals each discriminating a horizontal scanning period are accurately detected during these horizontal scanning periods. An erroneous detection of a false vertical synchronizing signal caused by noise or dropout can be prevented.
Claims4
A vertical synchronizing signal detection circuit comprising:
- a horizontal synchronizing signal detection circuit for receiving an input signal containing horizontal synchronizing pulse signals, vertical synchronizing pulse signals and equalizing pulse signals, the detection circuit providing an output identifying horizontal scanning periods from the input signal;
- a signal level detection circuit for providing a sample of said input signal representing the level of said input signal for at least one predetermined time point in each horizontal scanning period and detecting the level of each sample;
- a counter counting a clock and being cleared by the output of the horizontal synchronizing signal detection circuit, wherein said signal level detection circuit provides each sample by detecting levels at plural predetermined time points within an expected time frame of an individual vertical synchronizing pulse signal occurring within a horizontal scanning period as determined by the count of said counter;
- and
- a circuit for providing a vertical synchronizing signal when the sample levels detected by said signal level detection circuit over a predetermined number of successive horizontal scanning periods correspond to a predetermined signal level pattern and the respective horizontal scanning periods have been identified by said horizontal synchronizing signal detection circuit.
Dependencies are inferred from the claim text.