Structure for contacting devices in three dimensional circuitry
AssigneeTexas Instruments Incorporated
InventorSatwinder S. Malhi
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorSatwinder S. Malhi
Estimating the term…
The present invention is described in conjunction with the fabrication of a dRAM cell which an important application of the present invention. The described cell provides a one-transistor/one-capacitor dRAM cell structure and array in which the cell transistor is formed on the sidewalls of a substrate trench containing the cell capacitor; the word and bit lines cross over this trench. This stacking of the transistor on top of the capacitor yields a cell with minimal area on the substrate and solves a problem of dense packing of cells. One capacitor plate and the transistor channel and source region are formed in the bulk sidewall of the trench and the transistor gate and the other plate of the capacitor are both formed in polysilicon in the trench but separated from each other by an oxide layer inside the trench. The signal charge is stored on the polysilicon capacitor plate by an electrical connection of the source region with the polysilicon capacitor plate. The described embodiment provides an electrical connection which allows separate connection to the capacitor.
An integrated circuit component comprising:
An integrated circuit component comprising:
Dependencies are inferred from the claim text.