Process for fabrication, by means of epitaxial recrystallization, of insulated-gate field-effect transistors with junctions of minimum depth
AssigneeSGS Microelettronica S.p.A.
InventorLaura Meda
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS Microelettronica S.p.A.
InventorLaura Meda
Estimating the term…
A process for fabrication, by epitaxial recrystallization, of insulated-gate field-effect transistors with junctions of minimum depth, includes the formation of a layer of polycrystalline silicon on a substrate of monocrystalline silicon in predetermined areas to form source and drain regions of an insulated-gate field-effect transistor, aligned with a gate electrode of this transistor. Doping impurities are then introduced in the layer by ion implantation, using an implantation energy sufficient to render the entire layer of polycrystalline silicon amorphous and so as to pass the polycrystalline to monocrystalline interface. Finally, epitaxial recrystallization of the silicon rendered amorphous, starting from the substrate itself, in predetermined areas, is effected by a low-temperature heat treatment.
A process for producing an insulated gate field effect transistor on a first region of a monocrystalline silicon substrate of a first type of conductivity, comprising the steps of:
Dependencies are inferred from the claim text.