Frequency-coded multi-level interrupt control system for a multiprocessor system
AssigneeKabushiki Kaisha Toshiba
InventorKiichiro Tamaru
Life of this patent
Estimating the term…
Abstract
A multi-level priority interrupt system is used for controlling the access of input/output control devices to a host computer which is connected to the devices and controls their operation. The input/output control devices each of which is contained on a different LSI chip, output different levels of interrupt requests to the host computer. During operation, each input/output control device outputs an interrupt signal of a frequency determined by a level of an interrupt to be sent to the host computer. The interrupt signal is supplied from one external terminal of the input/output control device. Upon receipt of the interrupt signals, the host computer determines a priority of the interrupt from the frequency of the signal and then executes a corresponding interrupt routine.
Claims6
An information processing system having a plurality of controlled objects connected to a host system, said objects being operative to interrupt the host system upon the occurrence of predetermined events, said system comprising:
- a plurality of subsystems, each operative to control a corresponding one of said plurality of controlled objects, each one of said subsystems upon the occurrence of a predetermined event being operative to output an interrupt signal having a selected frequency corresponding to one of a plurality of interrupt levels;
- a plurality of interrupt lines;
- a host system connected to each of said plurality of subsystems by a respective one of the plurality of interrupt lines for receiving from each of said subsystems an interrupt signal at any one of said plurality of interrupt levels, said host system being operative to determine a highest priority among the received interrupt signals including simultaneous interrupot signals in accordance with the frequencies of said interrupt signals and operative to process the determined highest priority interrupt signal;
- and
- a data transmission system connected to said subsystems and said host system for transmitting data.
Dependencies are inferred from the claim text.