Memory tester having concurrent failure data readout and memory repair analysis
AssigneePacific Western Systems, Inc.
InventorJohn D. Schmidt
Life of this patent
Estimating the term…
Loading patent…
AssigneePacific Western Systems, Inc.
InventorJohn D. Schmidt
Estimating the term…
A memory tester for testing a matrix of memory elements, such matrix having spare rows and columns of memory elements to be used for repair of the memory under test. The memory tester tests the memory matrix to derive failure data and stores the failure data in corresponding rows and columns in a second memory matrix. Failure data in the second memory is scanned, in a first pass, row-by-row and during the first pass scan when the number of failures in any row exceeds the number of spare columns that row is flagged for replacement. Next, in a second pass, the columns of failure data are scanned column-by-column and during the second pass when the number of failures in any column exceeds the number of spare rows, that column is flagged for replacement. If, during either of the first or second pass, the number of flagged rows or columns, respectively, exceeds a certain number, such as the spare rows or columns, that pass is interrupted and the analysis jumps to the next pass. After all spare rows and columns are used, detection of a subsequent failure flags the memory under test as non-repairable.
In an apparatus for testing for and analyzing failures in a memory under test, having a matrix of row and column storage elements with spare row storage elements, to determine repairability:
Dependencies are inferred from the claim text.