Imaging apparatus having high-frequency electron purging circuit operable during an exposure time
AssigneeVictor Company of Japan, Ltd.
InventorKazuhiko Ueda
Life of this patent
Estimating the term…
Loading patent…
AssigneeVictor Company of Japan, Ltd.
InventorKazuhiko Ueda
Estimating the term…
A solid-state imaging apparatus comprises an image sensor having an array of photodiodes, a shift register and a transfer gate for transferring electrons developed in the photodiodes to the shift register in response to a gate control signal applied thereto. An optical unit admits light to the photodiode array during an exposure time in response to a shutter-release pulse. High-frequency clock pulses are supplied to the shift register throughout the exposure time to cause the shift register to purge electrons which have been transferred thereto from the photodiodes bypassing the transfer gate in the absence of the gate control signal. Low-frequency clock pulses are generated immediately following the end of the exposure time and supplied to the shift register to cause it to discharge electrons which have been transferred thereto from the conversion areas through the transfer gate to a utilization circuit.
An imaging apparatus comprising:
An imaging apparatus comprising:
Dependencies are inferred from the claim text.