Converter circuit
AssigneeAlcatel
InventorsPeter P. F. Reusens, Jozef D. G. L. Cannaerts
Life of this patent
Estimating the term…
Loading patent…
AssigneeAlcatel
InventorsPeter P. F. Reusens, Jozef D. G. L. Cannaerts
Estimating the term…
A prior art digital Delta-Sigma converter is improved by including a second control loop with a second forward branch coupled between the first and second subtractor circuits and a third subtractor circuit coupled in series to the first integrator circuit and with a second feedback branch and a third subtractor circuit coupled to the output of said first integrator circuit. When the input signal is equal to zero the output signal of the first integrator circuit will rapidly change to zero because the second control loop applies an additional feedback signal to the third subtractor circuit and therefore also to the first integrator circuit. Because the output signal of the first integrator output circuit signal thus more rapidly varies to zero the same is true for the output signal of the second integrator circuit and therefore also for the converter output signal.
In a converter circuit of the type having
Dependencies are inferred from the claim text.