Wideband frequency divider

Bipolar clock-controlled bistable mutlivibrator comprising a static D-master-slave flip-flop and a dynamic master-slave delay circuit having a first and second AND-gate, each having a first and second input, said AND-gates forming respective dynamic master and slave delay circuits, the static slave flip-flop connected to the master flip-flop output and having an inverting and a non-inverting output;

• both said master and slave flop-flops connected to first and second clock signals inverted with respect to each other;
• synchronizing means forming part of said dynamic master-slave delay circuits including a first OR-gate and a second OR-gate having an inverting and non-inverting output, each OR-gate having a first and a second input;
• the static master flip-flop having first and second input means, each input means having first and second input leads, the first input means being controlled by said first clock connected to the first input lead thereof and by an output from the static master flip-flop connected to the second input lead thereof for interim storage of signals therein;
• the second input means of the master flip-flop being controlled by said inverted clock connected to the first input lead thereof and by an inverting output of the static slave flip-flop connected to the second input lead thereof;
• the non-inverting output of the static slave flip-flop being connected with an input means thereof for interim storage of signals therein;
• the inverting output of the second OR-gate being connected with the second input of the first AND-gate, the first AND-gate also being connected at its first input to said inverted clock;
• the first OR-gate being connected at its second input to the output of the first AND-gate, and at its first input to the output of the static master flip-flop;
• said first and second AND-gates having propagation delays serving for interim storage of signals therein;
• the second OR-gate having its first input connected to the inverting output of said static slave flip-flop, and the second input to the output of the second AND-gate;
• said second OR-gate having a non-inverting output for providing a divided clock output from said static master-slave flip-flop at low clock frequencies and a divided clock output from said master-slave circuit at high clock frequencies.