US 4,728,899 AGranted

Circuit arrangement for the conversion of analog signals into binary signals

AssigneeTandberg Data A/S

InventorErik Solhjell

Life of this patent

Estimating the term…

Loading patent…

Abstract

For converting analog signals into binary signals which are respectively allocated to zero axis crossings of the analog signals, the analog signals are first converted into rectangular signals whose binary values change at the zero axis crossings of the analog signals. The rectangular signals are supplied to a delay unit which delays the rectangular signals in steps by a respective time duration which is short in comparison to a shortest period duration of the rectangular signals. Dependent on the various, simultaneously appearing binary values of the delayed rectangular signals, a processing unit generates binary signals which are respectively allocated to a correct zero axis crossing of the analog signals. The processing unit can contain a read-only memory and/or a microprocessor, and can also be fashioned such that it automatically adapts to disturbances present in the analog signals in order to generate correct binary signals, despite these disturbances.

Claims8

Dependent claims

A circuit arrangement for conversion of analog signals into binary signals, comprising:

means for generating rectangular signals from said analog signals wherein edges of said rectangular signals are allocated to zero axis crossings of said analog signals;
a control means for always normally generating binary signals from said rectangular signals when said rectangular signals change their binary values;
said control means having delay means for delaying said rectangular signals and a plurality of parallel outputs at which delayed rectangular signals are output, the delayed rectangular signals being delayed in steps by a prescribed time duration which is significantly shorter than a period duration of said rectangular signals;
said control means having a processing means at which said delayed rectangular signals are present for generating a binary signal when said delayed rectangular signals simultaneously have prescribed binary values;
and
said delay means being preceded by an exclusive-OR element at whose first input said rectangular signals are connected and at whose second input an output signal of a flip-flop means is connected, said flip-flop means flipping into a respectively opposite position with every appearance of a binary signal.

3 more elements

A circuit arrangement for conversion of analog signals into binary signals, comprising:

means for generating rectangular signals from said analog signals wherein edges of said rectangular signals are allocated to zero axis crossings of said analog signals;
a control means for always noramlly generating binary signals form said rectangular signals when said rectangular signals change their binary values;
said control means having delay means for delaying said rectangular signals and a plurality of parallel outputs at which delayed rectangular signals are output, the delayed rectangular signals being delayed in steps by a prescribed time duration which is significantly shorter than a period duration of said rectangular signals;
said control means having a processing means at which said delayed rectangular signals are present for generating a binary signal when said delayed rectangular signals simultaneously have prescribed binary values;
and
said processing means containing switching stage means for every direction of a change of the binary values of said rectangular signals, and outputs of said switching stage means being connected to inputs of an OR element at whose output said binary signals are emitted.

3 more elements

Dependencies are inferred from the claim text.