Method of testing electronic circuits
AssigneeTektronix, Inc.
InventorMorris H. Green
Life of this patent
Estimating the term…
Abstract
A method of testing an electronic circuit of the kind having an input port for receiving input vectors, an output port for providing output vectors, and a serial scan port for providing at least one serial scan vector reflecting the status of predetermined elements within the circuit, is performed by applying a sequence of test vectors to the input port as a plurality of sub-sequences each including at least one test vector. The serial scan vector is examined after each sub-sequence, and a determination is made as to whether a part of the serial scan vector indicates the presence of a defect in the circuit. In the event that part of the serial scan vector indicates the presence of a defect in the circuit, the corresponding part of a succeeding serial scan vector is prevented from indicating the presence of a defect.
Claims7
A method of testing an electronic circuit having an input port for receiving input vectors, an output port for providing output vectors and a serial scan port for providing at least one serial scan vector reflecting the status of predetermined elements within the circuit, said method comprising:
- (a) carrying out a first test by applying at least one test vector to the input port, examining the serial scan vector after application of the test vector and determining whether a part of the serial scan vector indicates the presence of a defect in the circuit, and
- (b) carrying out a second test and utilizing information obtained in the first test concerning the presence of a defect in the circuit to prevent an indication of the presence of the same defect being given in the second test.
A method of testing an electronic circuit comprising an input logic stage having an input port for applying input vectors to the input logic stage, an output logic stage having an output port for providing output vectors from the output logic stage, storage elements interposed functionally between the input logic stage and the output logic stage, at least one scan input pin for loading a test vector into the storage elements, and at least one serial scan pin for providing at least one serial scan vector reflecting the status of the storage elements, said method comprising:
- (a) carrying out a first test by applying at least one test vector to the circuit, examining the serial scan vector after application of the test vector and determining whether a part of the serial scan vector indicates the presence of a defect in the circuit, and
- (b) carrying out a second test and utilizing information obtained in the first test concerning the presence of a defect in the circuit to prevent an indication of the presence of the same defect being given in the second test.
Dependencies are inferred from the claim text.