US 4,727,479 AGranted

Allocation circuit for parallel busses of data processing systems

AssigneeBBC Brown, Boveri & Company, Limited

InventorHubert Kirrmann

Life of this patent

Estimating the term…

Loading patent…

Abstract

An allocation system for the use of a data processing system where plural user systems of the data processing system gain access to parallel busses of the data processing system in a sequential manner based on a priority determination. The priority determination involves an allocation circuit for each user that includes a logic network comprising four bistable flip-flops, an edge triggered D flip-flop and a monostable flip-flop. The flip-flop elements in conjunction with a generated request signal, bus approval signal, bus busy signal, bus claim signal, selection duration signal, compare signal, enable signal and greater or equal signal and appropriate AND, NAND, OR and inverter elements determine the winner or next user when plural user requests are received while the bus is busy. The use of the edge triggered D flip-flop allows a user subsequent immediate access if such user wants the bus again and no other user has requested the bus. The allocation system otherwise gives priority to all other entered requests before a current user if such current user has again requested the bus.

Claims8

Dependent claims

A data processing system having plural user systems connected to a common bus, said data processing system also having a first signal line for indicating whether the bus is busy, a second signal line for indicating whether any one of said user systems is capturing the bus, means for generating a signal indicating which user system has been awarded priority to capture the bus, and an allocation circuit for each respective user system, each of said allocation circuits comprising:

a first bistable storage element responsive to said generating means for producing a winner signal which indicates that the user system associated with the allocation circuit has been awarded priority to capture the bus, said first bistable storage element also being responsive to signals on said second signal line to terminate said winner signal when at least one of said user systems initiates a process to capture the bus;
a second bistable element responsive to said winner signal and to signals on said first signal line for generating a bus approval signal indicating whether the bus is available to the associated user system requesting access to the bus;
and
the indication that a user system is in the process of capturing the bus appearing as a pulse on said second signal line, said first bistable storage element comprising an edge-triggered D-type flip-flop, said flip-flop having a trigger input terminal which is connected to said second signal line so that said flip-flop is triggered in response to th trailing edge of pulses on said second signal line, a reset input terminal which is connected to said second signal line so that said flip-flop is reset in response to the leading edge of pulses on said second signal line, a data input terminal connected to said generating means, and an output terminal for producing said winner signal.

1 more element

a first bistable storage element responsive to said generating means for producing a winner signal which indicates that the user system associated with that allocation circuit has been awarded priority to capture the bus, said first bistable storage element also being responsive to signals on said second signal line to terminate said winner signal when at least one of said user systems initiates a process to capture the bus;
a second bistable element responsive to said winner signal and to signals on said first signal line for generating a bus approval signal indicating whether the bus is available to the associated user system requesting access to the bus;
said allocation circuit including a NAND gate having one input terminal connected to said output terminal of said first bistable element to receive said winner signal and a second input terminal connected to said first signal line, said second bistable element comprising an RS flip-flop having an inverted reset input terminal connected to said user system to receive requests for access to the bus, an inverted set input terminal to receive an output signal from said NAND gate, and an output terminal;
and
said allocation circuit further including a third bistable storage element having input terminals respectively connected to said first and second signal lines, said third bistable element being responsive to a signal on said second signal line to produce an inhibit signal which inhibits the allocation circuit form placing a signal on said second line, and being responsive to a signal on said first line to terminate said inhibit signal.

2 more elements

Dependencies are inferred from the claim text.