Method of making a heterojunction bipolar transistor with SIPOS
AssigneeTexas Instruments Incorporated
InventorPatrick A. Curran
Life of this patent
Estimating the term…
Abstract
A wafer process flow encompasses an arbitray repeated layered structure of heteroepitaxial layers of silicon based films with process control throughout the strata of chemical potential and recombination velocity, suitable for both high performance MOS and bipolar transistors with three dimensional transistor capability. A non-compensated doping technique preserves crystalline periodicity, as does the component delineation by means of anisotropic etching. The wafer is hermetic by means of the semi-insulation films polyimide, and the elimination of phosphorous doped silicon dioxide. A metallurgy system enables a high level integration.
Claims5
A method for the fabrication of semiconductor device structures, comprising:
- (a) providing a monocrystalline silicon substrate of crystal orientation;
- (b) by molecular beam deposition, forming on said substrate a first layer of oxygen doped polycrystalline silicon;
- (c) depositing a first layer of transition metal silicide on said polycrystalline silicon layer;
- (d) patterning said deposited layers to re-expose selected substrate areas;
- (e) depositing three monocrystalline layers of silicon over the patterned structure, of alternating conductivity type, to form collector, base, and emitter regions, respectively;
- (f) depositing a second layer of oxygen doped polycrystalline silicon on the third monocrystalline silicon layer;
- (g) depositing a second layer of transition metal silicide on said second polysilicon layer;
- (h) patterning the second polysilicon and second silicide layers to selectively re-expose portions of said third monocrystalline silicon layer;
- (i) epitaxially growing fourth, fifth and sixth layers of monocrystalline silicon, of alternating conductivity type, on the resulting composite from step h;
- (j) selectively masking and anisotropically etching the structure from step i to form a plurality of V-shaped grooves of different depths, controlled by the widths of exposed silicon;
- (k) thermally annealing the resulting composite to modify the grain structure of the oxygen doped polycrystalline silicon layers;
- and
- (l) completing the structure by passivation and selective
- metallization of ohmic contact areas.
Dependencies are inferred from the claim text.