Internal all-differential operational amplifier for CMOS integrated circuits
AssigneeSGS Microelettronica S.p.A.
InventorsGermano Nicollini, Daniel Senderowicz
Life of this patent
Estimating the term…
Loading patent…
AssigneeSGS Microelettronica S.p.A.
InventorsGermano Nicollini, Daniel Senderowicz
Estimating the term…
The amplifier comprises two like CMOS cascode circuits, each having a first and a second transistors with channels having a first plurality and a third and fourth transistors with channels having the opposite polarity, the drain of the first transistor being connected to the source of the second transistor, and the drain of the fourth transistor being connected to the source of the third transistor, the drains of the second and of the third transistors being connected to each other end composing one of the output terminals of the amplifier, the sources of the first transistors being connected to each other and to the drain of a fifth transistor with a channel having the first polarity, the source of which is fed by a first supply voltage, the sources of the fourth transistors of the two cascode circuits being fed by a second supply voltage.
An internal all-differential operational amplifier for integrated circuits of the CMOS type, comprising two CMOS cascode circuits, identical to each other, each having a first and a second transistors with a channel having a first polarity and a third and fourth transistors with a channel having the opposite polarity, the drain of the first transistor being connected to the source of the second transistor, the drain of the fourth transistor being connected to the source of the third transistor, the drains of the second and of the third transistor being connected to each other and forming one of the output terminals of said amplifier, the sources of the first transistors of the two cascode circuits being both connected to the drain of a fifth transistor having said first polarity, the source of which is fed by a first supply voltage, and the sources of the fourth transistors of the two cascode circuits being fed by a second supply voltage, the two input signals being applied, by means of capacitor and switching means simulating input resistors, to the respective gates of said two first transistors, the other three gates of each cascode circuit being biased by respective fixed biasing voltages, the gate of the fifth transistor being biased by a dedicated fixed biasing voltage by means of capacitor and switching means constituting a common-mode feedback circuit.
Dependencies are inferred from the claim text.