Method of manufacturing isolated semiconductor devices
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKenji Kawakita, Noboru Nomura, Toyoki Takemoto
Life of this patent
Estimating the term…
Loading patent…
AssigneeMatsushita Electric Industrial Co., Ltd.
InventorsKenji Kawakita, Noboru Nomura, Toyoki Takemoto
Estimating the term…
Disclosed is a method of isolating a transistor perfectly by employing a selective oxidation technology (LOCOS technology). More particularly, vertical openings are formed in the surface of {100} silicon substrate, and oxidation resistant films are formed of this surface and in part of the side walls of these openings. In succession, by etching with an etchant having an orientation anisotropy, dents are formed at high precision in the side walls of the openings. By oxidizing using the oxidation resistant film as the mask, an oxide film growing out from a dent in the opening side wall is connected with another oxide film growing out from an adjacent dent. The transistor thus formed in the active region of the silicon electrically isolated from the substrate is small in parasitic capacitance and may be formed into a small size, so that it possesses the features suited to VLSI, that is, high speed, low power consumption, and processability to high density integration.
A method of manufacturing a semiconductor device comprising:
A method of manufacturing semiconductor device comprising:
Dependencies are inferred from the claim text.