Digital logic bus termination using the input clamping Schottky diodes of a logic circuit
AssigneePrime Computer, Inc.
InventorsAlexander J. Stevenson, Gordon A. Ross, Donald C. Manson
Life of this patent
Estimating the term…
Loading patent…
AssigneePrime Computer, Inc.
InventorsAlexander J. Stevenson, Gordon A. Ross, Donald C. Manson
Estimating the term…
A digital logic bus termination module that is to be plugged into a TTL logic backplane bus and in which the module includes a TTL logic circuit chip package having multiple terminals including a reference terminal, input terminal and output terminal. The TTL logic circuit chip package comprises an input diode, preferably a Schottky diode connected to the input terminal thereof and forming a bus termination clamping means. The bus line is connected to the input terminal of the chip package while the bus reference line is coupled to the reference or ground terminal for the circuit chip package. The TTL logic circuit chip package has the output terminal thereof unconnected so that only the diode is in operative association with the bus. One or more resistors may also be used in parallel with the clamping diodes for impedance matching purposes.
A digital logic bus termination module adapted to be plugged into a TTL logic backplane bus, said backplane bus having multiple bus lines and a reference line, and comprising;
A digital logic bus termination module adapted to be plugged into a logic back plane bus, said back plane bus having multiple bus lines and a reference line, said module comprising, a logic circuit chip package having multiple terminals, including a pair of power receiving reference terminals and multiple input terminals with corresponding multiple output terminals, said logic circuit chip package comprising a Schottky diode connected at each of said input terminals forming a plurality of bus termination clamping means, means connecting the multiple bus lines to the multiple input terminals respectively of the logic circuit chip package, means connecting the bus reference line to the logic circuit chip package reference terminal, said logic circuit chip package having said output terminals thereof unconnected whereby only the Schottky diodes are in operative association with the bus lines.
Dependencies are inferred from the claim text.