Interlayer contact for use in a static RAM cell
AssigneeMotorola, Inc.
InventorKarl L. Wang
Life of this patent
Estimating the term…
Abstract
A CMOS static RAM, which has P channel transistors formed in a second polysilicon layer, N channel transistors formed in the substrate, and gates of both the N channel and P channel transistors formed in a first polysilicon layers, requires that ohmic contact be made between semiconductor material of differing conductivity type. The first polysilicon layer is N-type, and the second polysilicon layer is P-type. Ohmic contact therebetween is achieved by providing a silicide layer which is between these two layers and in physical contact with both. Ohmic contact between N-type regions in the substrate and the second polysilicon layer is similarly achieved by sandwiching silicide therebetween.
Claims3
A CMOS static RAM cell formed in a semiconductor substrate, comprising:
- a first N channel transistor having a drain formed in a first region of a first conductivity type in the substrate, a source formed in a second region of the substrate and coupled to a first power supply terminal, and a gate formed in a first portion of a first polysilicon layer of the first conductivity type;
- a first P channel transistor having a drain formed in a first portion of a second polysilicon layer of a second conductivity type and in ohmic contact with the drain of the first N channel transistor, a source formed in a second portion of the second polysilicon layer and coupled to a second power supply terminal, and a gate formed in the first portion of the first polysilicon layer in common with the gate of the first N channel transistor;
- a second N channel transistor having a drain formed in a third region of the first conductivity type in the substrate and coupled to the gate of the first N channel transistor and the first P channel transistor, a source formed in the second region of the substrate and coupled to the first power supply terminal, and a gate formed in a second portion of the first polysilicon layer of the first conductivity type and in ohmic contact with the drain of the first P channel transistor;
- and
- a second P channel transistor having a source formed in a third portion of the second polysilicon layer and coupled to the second power supply terminal, a drain formed in a fourth portion of the second polysilicon layer and coupled to the drain of the second N channel transistor, and a gate formed in common with the gate of the second N channel transistor;
- wherein the ohmic contact between the gates of the second N and P channel transistors and the drain of the first P channel transistor is obtained by having a first portion of a silicide layer sandwiched between at least a portion of the first portion of the second polysilicon layer and at least a portion of the second portion of the first polysilicon layer.
Dependencies are inferred from the claim text.