Floating point arithmetic system and method with rounding anticipation
AssigneeAnalogic Corporation
InventorsBruno A. Mattedi, Hiromichi Watari
Life of this patent
Estimating the term…
Loading patent…
AssigneeAnalogic Corporation
InventorsBruno A. Mattedi, Hiromichi Watari
Estimating the term…
A floating point arithmetic system with rounding anticipation including an arithmetic unit for arithmetically combining two mantissas; a carry circuit for determining whether the sum will overflow upon the addition of two mantissas and whether the difference will have a leading zero upon the subtraction of two mantissas; the subtrahend in subtraction and the augend in addition include guard, round, and sticky digits; a rounding circuit is responsive to the carry circuit for rounding the least significant digit of the sum when the sum will overflow and for designating for rounding the guard digit of the sum when the sum will not overflow, for designating for rounding the round digit of the difference when the difference will have a leading zero, and for designating for rounding the guard digit of the difference when the difference will not have a leading zero; and means for introducing to the arithmetic unit at the designated digit during the arithmetic combining of the two mantissas an amount equal to one-half the radix to effect the rounding during the arithmetic operation.
A floating point arithmetic system with rounding anticipation comprising:
A method of rounding anticipation for a floating point arithmetic system comprising:
Dependencies are inferred from the claim text.