Tuning system with automatic frequency control
AssigneeGeneral Electric Company
InventorJames S. Parker
Life of this patent
Estimating the term…
Loading patent…
AssigneeGeneral Electric Company
InventorJames S. Parker
Estimating the term…
A microprocessor controlled phase locked loop tuning system is disclosed which comprises a microprocessor (10) that provides frequency data to the PLL (11), this data controlling a programmable frequency divider in the PLL to determine the nominal frequency of a VCO (131) in a tuner (13). The AFC detector (141) in the intermediate frequency module (14) provides an error voltage output to the AFC comparator (15). The comparator produces a low or a high output to the microprocessor depending on whether the error voltage exceeds a second input voltage to the comparator. This second input voltage is an increasing voltage from a time constant network (16) controlled by the microprocessor. The microprocessor program includes a loop wherein the microprocessor alternately increments a register and reads the output of the comparator until the voltage from the time constant network exceeds the error voltage from the AFC detector. The value in the register is then proportional to the error voltage. This number is saved and used to alter the output to the PLL if required to correct the VCO frequency.
In a microprocessor controlled phase locked loop tuning system of the type wherein the microprocessor is responsive to an output frequency selection to produce an output to a programmable frequency divider in the phase locked loop which determines the nominal local oscillator frequency and the intermediate frequency of the tuning system is detected to produce an error voltage indicative of the deviation of the intermediate frequency from a nominal value, the improvement comprising:
A method for automatic frequency control in a microprocessor controlled phase locked loop tuning system of the type wherein the microprocessor is responsive to an output frequency selection to produce an output to a programmable frequency divider in the phase locked loop which determines the nominal local oscillator frequency and the tuning system intermediate frequency carrier is detected to generate an error voltage indicative of the deviation of the intermediate frequency carrier from a predetermined frequency, said method comprising the steps of
Dependencies are inferred from the claim text.