US 4,542,507 AGranted

Apparatus for switch path verification

AssigneeHoneywell Inc.

InventorEdgar L. Read

Life of this patent

Estimating the term…

Abstract

The present invention relates to an apparatus for verifying a data path through a digital switch between a transmitting port and a receiving port. The apparatus comprises a transmitter which transmits a test data block in a first predetermined time slot which corresponds to the time slot associated with the transmitting port. A receiver receives the test data block in a second predetermined time slot, which corresponds to the time slot associated with the receiving port. Test logic examines the received test data block to determine that the test data block has been transmitted error-free through the digital switch thereby verifying the data path.

Claims7

Dependent claims

In a digital transmission system having a plurality of input/output (I/O) means for receiving digital input data from a plurality of ports and transmitting digital output data to a plurality of ports, each I/O means having a predetermined number of ports associated therewith, each port of the digital transmission system having a unique identifier, wherein a first port of said digital transmission system communicates with a second port said digital transmission system via a data path through the digital transmission system, the first port being designated a transmitting port and the second port being designated a receiving port, the data path including a digital switching matrix and the I/O means associated with the transmitting port and the I/O means associated with the receiving port, each I/O means being operatively connected to said digital switching, matrix, each I/O means including apparatus for verifying the data path between the transmitting port and the receiving port, said apparatus comprising:

(a) multiplexer means, having a first input terminal adapted to receive a data stream from the plurality of ports associated with the I/O means, and having a second input terminal adapted to receive a test data block, and further having an output terminal for outputting output data to said digital switching matrix, for selectively outputting said data stream and said test data block in a first predetermined time slot in response to a select control signal, said first predetermined time slot corresponding to the time slot associated with said transmitting port;
(b) first comparator means for comparing a first input signal to a second input signal, and first input signal indicating a commanded transmit time slot and said second input signal indicating a time slot corresponding to the time slot of the data stream, the data from each port being allocated a predetermined time slot within the data stream, to output said select control signal when said first input signal is equal to said second input signal;
(c) second comparator means for comparing a third input signal to said second input signal, said third input signal indicating a commanded receive time slot which corresponds to a time slot of the receiving port, to output an enable signal when said third input signal is equal to said second input signal;
and
(d) examining means having an enable terminal adapted to receive said enable signal, for extracting said test data block from said data stream to examine the test data block received by the I/O means associated with said receiving port in response to said enable signal thereby determining whether the test data block has been received error-free thereby verifying said data path.

2 more elements

In a digital transmission system having a plurality of input/output (I/O) means for receiving digital input data from a plurality of ports and transmitting digital output data to a plurality of ports, each I/O means having a predetermined number of ports associated therewith, each port of the digital transmission system having a unique identifier, wherein a first port of said digital transmission system communicates with a second port said digital transmission system via a data path through the digital transmission system, the first port being designated a transmitting port and the second port being designated a receiving port, the data path including a digital switching matrix and the I/O means associated with the transmitting port and the I/O means associated with the receiving port, each I/O means being operatively connected to said digital switching matrix, wherein the digital switching matrix includes a plurality of primary digital switch means and a standby digital switch means, each primary digital switch means being associated with a corresponding I/O means and said standby digital switch means capable of being switched from any one of said primary digital switch means in response to a switch control signal, each I/O means including apparatus for verifying the data path between the transmitting port and the receiving port, said apparatus comprising:

(a) multiplexer means, having a first input terminal adapted to receive a data stream from the plurality of ports associated with the I/O means, and having a second input terminal adapted to receive a test data block, and further having an output terminal for outputting output data to said digital switching matrix, for selectively outputting said data stream and said test data block in a first predetermined time slot in response to a select control signal, said first predetermined time slot corresponding to the time slot associated with said transmitting port;
(b) first comparator means for comparing a first input signal to a second input signal, said first input signal indicating a commanded transmit time slot and said second input signal indicating a time slot corresponding to the time slot of the data stream, the data from each port being allocated a predetermined time slot within the data stream, to output said select control signal when said first input signal is equal to said second input signal;
(c) second comparator means for comparing a third input signal to said second input signal, said third input signal indicating a commanded receive time slot which corresponds to a time slot of the receiving port, to output an enable signal when said third input signal is equal to said second input signal;
and (d) examining means having an enable terminal adapted to receive said enable signal, for extracting said test data block from said data stream to examine the test data block received by the I/O means associated with said receiving port in response to said enable signal thereby determining whether the test data block has been received error-free thereby verifying said data path.

1 more element

A method for verifying a data path between a transmitting port and a receiving port in a digital transmission system, wherein the digital transmission system includes a plurality of input/output (I/O) means for receiving digital input data from a plurality of ports and transmitting digital output data to a plurality of ports, each I/O means having a predetermined number of ports associated therewith, each port of the digital transmission system having a unique identifier, wherein a first port of said digital transmission system communicates with a second port said digital transmission system via a data path through the digital transmission system, the first port being designated a transmitting port and the second port being designated a receiving port, the data path including a digital switching matrix and the I/O means associated with the transmitting port and the I/O means associated with the receiving port, each I/O means being operatively connected to said digital switching matrix, wherein the digital switching matrix includes a plurality of primary digital switch means and a standby digital switch means, each primary digital switch means being associated with a corresponding I/O means and said standby digital switch means capable of being switched from any one of said primary digital switch means in response to a switch control signal, each I/O means including apparatus for verifying the data path between the transmitting port and the receiving port, said method comprising the steps of:

(a) selecting a transmitting port and receiving port for verifying the data path therebetween;
(b) determining whether said transmitting port and said receiving port included in the data path to be verified are inactive, and if both transmitting port and receiving port included in the data path to be verified are inactive proceeding to step (d);
(c) switching the primary digital switch means, associated with the transmitting port or the receiving port included in the data path to be verified which has been determined to be active, to the standby digital switch means, and proceeding to step (d), however, if both the transmitting port and the receiving port included in the data path to be verified are determined to be active proceeding to step (g);
(d) transmitting a test data block in a first predetermined time slot, said first predetermined test slot corresponding to the time slot associated with said transmitting port;
(e) receiving said test data block in a second predetermined time slot, said second predetermined time slot corresponding to the time slot associated with said receiving port;
(f) examining the received test data block to determine that the test data block has been transmitted error-free thereby verifying said data path;
and
(g) selecting a combination of transmitting port and receiving port which have not been selected yet, and proceeding to step (b), and if all combinations of transmitting port and receiving port have been selected proceeding to step (a).

5 more elements

Dependencies are inferred from the claim text.

patentgrep

Loading patent…

Abstract

(a) multiplexer means, having a first input terminal adapted to receive a data stream from the plurality of ports associated with the I/O means, and having a second input terminal adapted to receive a test data block, and further having an output terminal for outputting output data to said digital switching matrix, for selectively outputting said data stream and said test data block in a first predetermined time slot in response to a select control signal, said first predetermined time slot corresponding to the time slot associated with said transmitting port;
(b) first comparator means for comparing a first input signal to a second input signal, and first input signal indicating a commanded transmit time slot and said second input signal indicating a time slot corresponding to the time slot of the data stream, the data from each port being allocated a predetermined time slot within the data stream, to output said select control signal when said first input signal is equal to said second input signal;
(c) second comparator means for comparing a third input signal to said second input signal, said third input signal indicating a commanded receive time slot which corresponds to a time slot of the receiving port, to output an enable signal when said third input signal is equal to said second input signal;
and
(d) examining means having an enable terminal adapted to receive said enable signal, for extracting said test data block from said data stream to examine the test data block received by the I/O means associated with said receiving port in response to said enable signal thereby determining whether the test data block has been received error-free thereby verifying said data path.

2 more elements