Low loss, multilevel silicon circuit board
AssigneeGeneral Electric Company
InventorsRichard O. Carlson, Homer H. Glascock, II, James A. Loughran, Harold F. Webster
Life of this patent
Estimating the term…
Loading patent…
AssigneeGeneral Electric Company
InventorsRichard O. Carlson, Homer H. Glascock, II, James A. Loughran, Harold F. Webster
Estimating the term…
A silicon circuit board incorporates multiple levels of patterned conductors. First level upper and lower patterned conductors are situated on an insulation-coated, monocrystalline silicon substrate. Upper and lower, high resistivity, polycrystalline silicon layers, in turn, are situated on the first level upper and lower patterned conductors, respectively. Second level upper and lower patterned conductors are situated over the upper and lower polycrystalline silicon layers. Further levels of patterned conductors in the circuit board may be provided by iteratively forming on the board polycrystalline silicon layers and patterned conductors. Conducting feedthroughs in the circuit board provide electrical communication between various patterened conductors.
A low dielectric loss, multilevel silicon circuit board, comprising:
Dependencies are inferred from the claim text.