Test circuit for watch LSI
AssigneeKabushiki Kaisha Daini Seikosha
InventorYosuke Yoshida
Life of this patent
Estimating the term…
Abstract
A test circuit for watch IC capable of setting an operating mode with the operations of a plurality of switches has a ROM for deciding next operating mode in response to the outputs of said switching circuit including the switches and the outputs of flipflips for holding a present operating mode. A signal from a test terminal sets an initial state and provides the predetermined data instead of the outputs of flipflops to the ROM whereby an operator can set an arbitrary operating mode readily in a short time.
Claims14
In a test circuit for a timepiece IC having a switching circuit comprised of a plurality of switches and first memory means connected to said switches, a ROM connected to said first memory means for receiving the content thereof and connected to a plurality of operating mode terminals for receiving therefrom operating mode signals, and second memory means connected to the output terminals of said ROM for receiving therefrom data representative of operating mode signals and operative in response to an external signal applied thereto to apply operating mode signals to said operating mode terminals, the improvement comprising:
- a test terminal included in said switching circuit for receiving a mode test signal during use of the test circuit;
- first switching means connected between said second memory means and said operating mode terminals, the first switching means being opened when a mode test signal is applied to said test terminal and being closed in the absence of a mode test signal being applied to said test terminal;
- and second switching means connected between the output terminals of said switches and said operating mode terminals, the second switching means being closed when a mode test signal is applied to said test terminal and being opened in the absence of a mode test signal being applied to said test terminal;
- whereby mode operating signals are produced at said operating mode terminals corresponding to the switching states of said switches when a mode test signal appears on said test terminal.
In a test circuit for selectively testing the operating modes of a timepiece integrated circuit of the type which is operable in a plurality of different operating modes according to the selective actuation of a plurality of actuatable switches to produce corresponding operation mode signals at a plurality of operating mode terminals:
- first memory means for storing data corresponding to a desired operating mode selected by the actuation of the plurality of switches and for applying the stored data to the timepiece integrated circuit of the plurality of switches;
- second memory means for storing data corresponding to the present operating mode in which the timepiece integrated circuit is operating;
- a test terminal;
- means for applying a mode test signal to the test terminal when it is desired to test an operating mode of the timepiece integrated circuit;
- first switching means operative in the absence of a mode test signal being applied to the test terminal for switching the stored data from the second memory means to the operating mode terminal and operative in response to the mode test signal being applied to the test terminal for preventing the switching of the stored data from the second memory means to the operating mode terminals;
- and second switching means operative in response to a mode test signal being applied to the test terminal for switching data corresponding to a desired operating mode selected by the actuation of the plurality of switches to the operating mode terminals and operative in the absence of a mode test signal being applied to the test terminal for preventing said switching of data to the operating mode terminals.
Dependencies are inferred from the claim text.