Method of forming electrode/wiring layer
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorsKatsuya Okumura, Masaaki Ueda
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorsKatsuya Okumura, Masaaki Ueda
Estimating the term…
An interconnection structure including an electrode/wiring layer can be formed on a semiconductor substrate by forming on the semiconductor substrate an insulating structure having at least one recess in a surface thereof. At least one polycrystalline silicon layer is formed to fill the recess of the insulating structure. Then, an aluminum layer is formed to cover a surface of the insulating structure and a surface of the polycrystalline silicon layer. The polycrystalline silicon in the polycrystalline silicon layer and the aluminum in a portion of the aluminum layer which corresponds to the polycrystalline silicon layer are converted into a single alloy by heating to form an electrode/wiring layer comprising the single alloy in the recess and connected to a remaining portion of the aluminum layer.
A method of forming an interconnection structure, including an electrode/wiring layer, on a semiconductor substrate, comprising the steps of:
A method of forming an electrode layer on a silicon substrate having a semiconductor region therein comprising the steps of:
Dependencies are inferred from the claim text.