US 4,538,265 AGranted

Method and apparatus for instruction parity error recovery

AssigneeInternational Business Machines Corporation

InventorsMichael N. Day, Claude D. Miller

Life of this patent

Estimating the term…

Loading patent…

Abstract

A method and apparatus for instruction parity error recovery in a programmable data processor wherein the instruction parity error is logged for future reference, the instruction causing the error is reloaded to memory and the program is restarted at the point of error. This method for "soft" recovery from an instruction parity error forces a No-Operation instruction onto the processor's instruction bus in place of the faulty instruction when a parity error is detected during instruction fetch, stores the address of the instruction having the parity error, and forces the next instruction to the processor from a parity error recovery routine. The parity error recovery routine logs the error, restores the instruction from local disk storage or from a remote host system in communication with the programmable data processor and forces the processor to resume fetching instructions at the address where the error occurred.

Claims4

Dependent claims

A method for automatic instruction parity error recovery in a programmable remote terminal connected to a host information processing system comprising the steps of:

(a) detecting the occurrence of a parity error during instruction fetch by the remote terminal processor;
(b) gating a No-Operation instruction onto the processor's instruction bus to replace the instruction containing the parity error;
(c) gating a branch instruction onto the processor's instruction bus for controlling the remote terminal processor to branch into an error recovery routine including utilizing said remote terminal processor to execute an error recovery program which comprises:
(d) storing the address of the instruction containing the parity error;
(e) logging the occurrence of the parity error to the host information processing system for recording;
(f) issuing a request to the host processing system for the instruction containing the parity error;
(g) reloading the instruction at the remote terminal processor memory address containing the parity error;
and
(h) gating the address of the instruction onto the remote terminal processor's instruction bus for controlling the remote terminal processor to resume processing at the address where the parity error occurred.

6 more elements

Dependencies are inferred from the claim text.