Address translation buffer
AssigneeBurroughs Corporation
InventorsBurton L. Levin, Andrew E. Phelps, Hanan Potash
Life of this patent
Estimating the term…
Abstract
An apparatus is disclosed that translates virtual memory addresses into physical memory addresses. In particular, this apparatus comprises a plurality of rows of content addressable memory cells, a corresponding plurality of random access memory cells and another corresponding plurality of control circuits. The content addressable memory cells store the virtual memory addresses and the random access memory cells store the physical memory addresses. The control circuits are coupled to both the content addressable and the random access memory cells and are disposed for controlling the operation of the apparatus.
Claims9
An apparatus for translating a selected number of a first group of numbers into another number selected from a second group of numbers, said apparatus comprising:
- a plurality of rows of content addressable memory means for storing said first group of numbers, including means for receiving said selected number from an external source and for providing a match signal indicating the row in which said selected number is stored;
- a corresponding plurality of rows of storage means for storing said second group of numbers including means for accessing the contents of the row of said storage means that corresponds to said match signal;
- wherein,
- said rows of content addressable memory and said rows of storage means are coupled together by coupling means to form respective shift registers;
- and a control circuit means couples to both said shift registers for rewriting said numbers from the row in both shift registers corresponding to said match signal, into the first row of both shift registers in response to said match signal and for shifting down by one row all of the numbers stored in both shift registers above the row corresponding to said match signal.
Dependencies are inferred from the claim text.