Semiconductor memory device with dummy word line/sense amplifier activation
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorKiyofumi Ochii
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorKiyofumi Ochii
Estimating the term…
A semiconductor memory device is provided, including a plurality of MOS memory cells arranged in a matrix fashion, word lines for selectively transferring an access signal to the MOS memory cells, plural pairs of data lines for effecting data transfer with resepct to the MOS memory cells, sense amplifiers connected to the plural pairs of data lines to amplify data signals on the data lines, and a clock pulse generator connected to produce a clock pulse for activating the sense amplifiers. The memory device further includes a dummy word line arranged in the same manner as the word lines, and a dummy decoder connected to energize the clock pulse generator through the dummy word line so that the clock pulse generator produces a clock pulse to activate the sense amplifiers for preset period of time.
A semiconductor memory device comprising:
A semiconductor memory device comprising:
A semiconductor memory device comprising:
Dependencies are inferred from the claim text.