Signal amplifier circuit arrangement with output current limiting function
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorHisao Kuwahara
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Shibaura Denki Kabushiki Kaisha
InventorHisao Kuwahara
Estimating the term…
A signal amplifier circuit arrangement includes an input amplifying circuit having a current mirror load circuit and an output transistor having its base connected to the output of the input amplifying circuit, its collector connected to the output terminal of the signal amplifying circuit and its emitter connected to a power supply terminal. In the signal amplifier circuit arrangement a current detection resistor is connected between the emitter of the output transistor and the power supply terminal and a diode is connected between the emitter or collector of the output transistor and the collector of a diode-connected transistor of the current mirror circuit. When a large current flows through the output transistor due to the short-circuiting of the output terminal, the diode connected in series with the emitter-base path of a transistor in the current mirror circuit is rendered conductive by a voltage drop developed across the current detection resistor, thus providing a current negative feedback to the base of the output transistor through the current mirror circuit for restricting the collector current of the output transistor.
A signal amplifier circuit arrangement comprising:
Dependencies are inferred from the claim text.