Method of making MIS-field effect transistor having a short channel length
AssigneeSiemens Aktiengesellschaft
InventorsHans-Jorg Pfleiderer, Dietrich Widmann
Life of this patent
Estimating the term…
Loading patent…
AssigneeSiemens Aktiengesellschaft
InventorsHans-Jorg Pfleiderer, Dietrich Widmann
Estimating the term…
An MIS-field effect transistor comprising a semiconductor member provided with an overlying insulating layer and having a source zone and a drain zone of a first conductivity type provided with respective contacting electrodes, and a gate-electrode layer disposed therebetween, with each of said areas being surrounded by a less heavily doped area of the same conductivity type. At the source side, an additional area abuts the source zone and extends to the semiconductor surface beneath the gate-electrode layer, forming a channel having a very short length. The various dopings having different penetration depths are produced by differential implantation. A windowed mask, having windows with beveled edges at the drain-zone and the source zone, is utilized as an implantation mask, which advantageously is formed by the insulating layer and/or by the gate-electrode layer. Such a field effect transistor is particularly suited for integrated semiconductor circuits due to its high breakdown voltage and high switching speed resulting from the short channel length.
A method for producing an MIS field effect transistor exhibiting a short channel length and having source and drain zones contacted by respective electrodes, and an insulating layer overlying an intermediate gate zone provided thereon with a gate-electrode, comprising the steps of:
Dependencies are inferred from the claim text.