Semiconductor dynamic memory device
AssigneeFujitsu Limited
InventorsTomio Nakano, Yoshihiro Takemae
Life of this patent
Estimating the term…
Abstract
A dynamic semiconductor memory device comprising a plurality of memory blocks each including a sense amplifier array and a pair of memory cell groups, a row decoder for selecting a row line within the plurality of memory blocks, a column decoder which is common to the plurality of memory blocks and which selectively connects a sense amplifier in each of the memory blocks to a corresponding one of the pairs of bus lines. The device also includes row block decoders which selectively enable the sense amplifier array of one of the memory blocks according to block selecting address signals, and block bus line decoders which selectively connect the pair of bus lines of each of the memory blocks to a pair of data buses according to the block selecting address signals.
Claims8
A semiconductor memory device, operatively connected to receive address signals including block selecting address signals, comprising:
- a plurality of memory blocks each including row lines, data bus pairs, a pair of bus lines and a sense amplifier array comprising a plurality of sense amplifiers each having a pair of input/output terminals, and a pair of memory cell groups including dynamic type memory cells;
- an input/output amplifier operatively connected to each of said pairs of bus lines;
- row decoder means for selecting a corresponding one of said row lines of said plurality of memory blocks;
- a column decoder comprising column lines, each having a potential, and operatively connected in common to said plurality of memory blocks, said column decoder selectively connecting a corresponding pair of said input/output terminals of the plurality of sense amplifiers in each of said memory blocks to a corresponding one of said pairs of bus lines corresponding to the memory block in response to a change in the potential of a corresponding one of said column lines connected between said column decoder and said plurality of memory blocks;
- row block decoders operatively connected to receive said block selecting address signals, to said sense amplifier array and to said plurality of memory blocks, said row block decoders selectively enabling said sense amplifier array of a corresponding one of said plurality of memory blocks in accordance with block selecting address signals;
- and
- block bus line decoders operatively connected to receive said block selecting address signals, to corresponding ones of said pairs of bus lines, and to corresponding ones of said plurality of a sense amplifiers, said block bus line decoders selectively connecting said corresponding ones of said pairs of bus lines of each of said memory blocks to a corresponding pair of said data bus pairs connected to said input/output amplifier in accordance with said block selecting address signals.
Dependencies are inferred from the claim text.