US 4,378,630 A · Process for fabricating a high performance PNP and NPN structure

Abstract

Disclosed is the fabrication and structure of very small integrated circuit devices of both PNP and NPN types with very high speeds and low power requirements. The structure provides vertical NPN and lateral PNP transistors formed within the same semiconductor chip. The base width of the lateral PNP transistor is very narrow (approximately 300 to 400 nanometers). This narrow dimension is in part obtained by using a well defined chemically vapor deposited (CVD) oxide mask instead of conventional lithographic masking. To eliminate the emitter current injecting into the substrate the P+ emitter and P+ collector of the PNP transistor are bounded by a silicon nitride and silicon dioxide dielectric layer.

In a process for forming on a planar surface of a P type silicon substrate (1, FIG. 1) an improved NPN transistor and an improved PNP transistor, said process including the following steps:

(a) form an N type region (2, FIG. 1) in said planar surface of said P type silicon substrate;
(b) form a thin epitaxial layer (3, FIG. 1) of N type silicon on said surface of said substrate;
(c) form a thin silicon dioxide layer (4, FIG. 1) on said exposed surface of said substrate;
(d) form a silicon nitride layer (5, FIG. 1) on said exposed surface of said substrate;
(e) form a polysilicon layer (6, FIG. 1) on said exposed surface of said substrate;
(f) remove all but a predetermined portion (6', FIG. 2) of said polysilicon layer (6);
(g) chemically vapor deposit a silicon dioxide layer (7, FIG. 3) on said exposed surface of said substrate;
(h) reactive ion etch the exposed surface of said substrate to expose the surface of said polysilicon region (6', FIG. 4) and said surface of said silicon nitride layer (5, FIG. 4);
(i) remove said polysilicon region (6');
(j) remove the exposed portion of silicon nitride layer (5);
(k) provide a mask (8, FIG. 5) having windows W1 and W2 and wherein said window W2 has a block out frame "B";
(l) utilizing said mask having windows W1, W2 and block out frame "B", remove the exposed portions of the silicon dioxide layer (4, FIG. 5);
(m) remove the mask (8);
(n) utilizing the remaining portion of the silicon dioxide layer (4) and blockout frame "B" as a block out mask provide shallow trenches (ST1, ST2 and ST3, FIG. 6);
(o) remove the remaining portion of silicon dioxide layer (4) and blockout frame "B" (FIG. 6);
(p) chemically vapor deposit a layer of silicon dioxide layer (9, FIG. 7) on the exposed surface of the substrate;
(q) form a mask (10, FIG. 7) having windows W3, W4 and W5;
(r) utilize reactive ion etching to remove the portions of the silicon dioxide layer (9, FIG. 7) exposed by windows W3, W4 and W5 of the mask (10);
(s) remove mask (10);
(t) utilize reactive ion etching and the windows W3, W4 and W5 in silicon dioxide layer (9) to provide deep trenches DT1, DT2 and DT3 in the exposed surface of the substrate (FIG. 8);
(u) remove the remaining portion of silicon dioxide layer (9, FIG. 8);
(v) thermally oxidize the exposed surface of the substrate to provide oxide layer (11, FIG. 9);
(w) form a relatively thick oxide layer (12, FIG. 10) on the exposed surface of the substrate, said relatively thick oxide layer (12) filling said shallow trenches (ST1, ST2 and ST3), said deep trenches (DT1, DT2 and DT3) and tending to planarize said exposed surface of said substrate;
(x) utilizing a photoresist material (13, FIG. 10) planarize the exposed surface of the substrate;
(y) utilize reactive ion etching to thin back the exposed surface of the substrate to the surface of the epitaxial layer (3, FIG. 11);
(z) form a block out mask (14, FIG. 12) to block out a predetermined region (B, FIG. 11) of the epitaxial layer;
(a-1) ion implant arsenic ions, A.sub.s.sup.+, into the exposed regions of the epitaxial layer (FIG. 12), the regions implanted with arsenic are the emitter of the NPN device, the collector reach through reach region of the NPN device, and the reach through region of the PNP device (FIG. 12);
(b-1) form a block out mask (15, FIG. 13) to block out predetermined portions of said epitaxial layer;
(c-1) ion implant phosphorous ions, P.sup.+, into the exposed surface of the substrate;
(d-1) remove the block-out mask (15);
(e-1) form a mask (16, FIG. 14) having windows W6 and W7;
(f-1) utilize a silicon dioxide etchant to provide recesses (R1, R2 and R3, FIG. 15) in the exposed surface of the substrate;
(g-1) vacuum evaporate a platinum, Pt, film (17, FIG. 16) on the exposed surface of the substrate;
(h-1) etch the exposed surface of the substrate with an etchant which etches N.sup.+ regions (18, 20, FIG. 17) at greater rate than N.sup.- region (19, FIG. 17), the etching being terminated when the N.sup.+ regions, as compared to the N.sup.- region, are over etched a predetermined depth;
(i-1) remove the platinum, Pt, film;
(j-1) thermally oxidize the exposed surface of the substrate to provide a relatively thick oxide layer (21, FIG. 18) on the exposed N.sup.+ regions and a relatively thin oxide layer on the N.sup.- regions;
(k-1) remove the relatively thin oxide layer on the N.sup.- regions;
(l-1) chemically vapor deposit a silicon nitride, Si.sub.3 N.sub.4 film (22, FIG. 19) on the exposed surface of the substrate;
(m-1) convert the silicon nitride Si.sub.3 N.sub.4 film (22) on the N.sup.- regions to anodic silicon dioxide;
(n-1) remove the anodic silicon dioxide from the N.sup.- regions;
(o-1) chemically vapor deposit a relatively thick P.sup.+ polysilicon layer (23, FIG. 20) on the exposed surface of the substrate, said relatively thick P.sup.+ polysilicon layer filling said recesses R1, R2 and R3 (FIG. 19);
(p-1) utilizing a photoresist material (24, FIG. 20) planarize the exposed surface of the substrate;
and
(q-1) utilize reactive ion etching to thin back the exposed surface of the substrate to the silicon nitride film (22, FIG. 21).

41 more elements

Process for fabricating a high performance PNP and NPN structure

Life of this patent

Process for fabricating a high performance PNP and NPN structure

Life of this patent

Abstract

Claims8