Parallel to serial converter
AssigneeInternational Business Machines Corporation
InventorsJoseph E. Elliott, John R. Elliott
Life of this patent
Estimating the term…
Abstract
A parallel to serial converter is described for recording channel applications, wherein a coded symbol comprising a plural number of bits is to be rotated or converted to a serial stream. The converter includes a variable delay section which accepts the parallel code inputs on a plurality of lines and delays each input bit a predetermined number of counts, depending upon which line it is input on. The delay unit supplies a selector array of gates with bit signals, and the selector array reorders the bits into the desired serial stream. An output register is provided to reclock the serial stream prior to further channel processing.
Claims2
In a parallel to serial conversion system,
- variable delay means adapted to receive a plurality of input signals on parallel input lines with a different number of shift register cells being provided for each input line, each of said cells imparting a fixed delay to the transmission characteristic of said line, to delay the input signals on each of said lines by a different predetermined interval,
- output register means having a plurality of output register cells and output signal terminals corresponding in number to the input lines, with all of the cells being clocked from a single timing input terminal, and selector, array means comprising a plurality of AND gates and a single OR gate associated with each output register cell, and circuit means interconnected between the delay means and the AND gates whereby each of the delayed input signals is allocated to a different one of said output register lines.
Dependencies are inferred from the claim text.