Eight bit standard connector bus for sixteen bit microcomputer using mirrored memory boards
AssigneeTexas Instruments Incorporated
InventorRobert W. Schmidt
Life of this patent
Estimating the term…
Abstract
A microcomputer system uses a standardized S-100 bus with eight bit Data In and eight bit Data Out lines, but has a sixteen bit microprocessor with sixteen bit bidirectional data input/output terminals. An arrangement of mirror image pairs of memory boards is provided to cross-connect the Data In lines and Data Out lines for one memory board compared to another, these two memory boards being accessed by the same address. A processor board containing the microprocessor connects the Data In and Data Out lines to the data input/output terminals by controllable unidirectional buffers which criss-cross the bytes on write compared to read operations.
Claims9
A microcomputer system comprising:
- a processor having sixteen-bit bidirectional data terminals;
- at least two memory means each containing separate eight-bit unidirectional Data-In and Data-Out lines, each memory means containing a memory array with an input and an output and unidirectional coupling means connecting the array to the Data-In lines and to the Data-Out lines to transfer data to and from the array;
- connector means containing a bus with a plurality of conductor means to interconnect the processor and memory means, the connector means having separate eight-bit Data-In and Data-Out lines for connection to said lines on the memory means;
- said unidirectional coupling means on the memory means connecting the eight-bit Data-In and Data-Out lines to the input and output, respectively, of the memory array on both of the memory means, said unidirectional coupling means selectively connecting the eight-bit Data-In and Data-Out lines to the output and input, respectively, of the memory array contained in one of said memory means whereby coupling is in opposite directions on said one of the memory means relative to the other;
- and connecting means for the processor connecting the sixteen-bit bidirectional data terminals of the processor to the two separate eight-bit Data-In and Data-Out lines of the connector means, said processor including means for simultaneously transmitting or simultaneously receiving sixteen bits to or from said memory arrays by utilizing said Data-In and Data-Out lines as a sixteen bit bidirectional bus.
A connection arrangement for memory means for a microcomputer system of the type having a standardized bus with N Data-In lines and N Data-Out lines, and a processor having 2 N bit data/address parallel lines connected to said bus, where N is an integral power of two, comprising unidirectional coupling means associated with both of the memory means for connecting the Data-In lines to the input of a memory array on both of the memory means and for connecting the Data-Out lines to the output of the memory array on both of the memory means, and unidirectional coupling means associated with one of the memory means for selectively connecting the Data-In lines to the output of the memory array and for connecting the Data-Out lines to the input of the memory array, said processor including means for simultaneously transmitting or simultaneously receiving 2 N bits to or from said memory arrays by utilizing said Data-In and Data-Out lines as a 2 N bit bidirectional bus.
A method of using a 2 N bit processor with connector means having an N bit Data-In bus and an N bit Data-Out bus, where N is an integral power of two, comprising the steps of:
- connecting one memory to the connector means with the input to the memory array associated with such one memory coupled to the Data-In bus and the output from the memory array coupled to the Data-Out bus;
- connecting another memory to the connector means with the input to the memory array associated with such another memory coupled to the Data-Out bus and the output from the memory array coupled to the Data-In bus;
- accessing both said one memory and said another memory with the same address via a plurality of address conductors associated with said connector means and said one memory and said another memory;
- and connecting a 2 N bit processor to the connector means with the 2 N bidirectional data lines of the processor being connected to the N bit Data-In lines and N bit Data-Out lines by unidirectional controllable cross-connected buffers, said processor simultaneously transmitting or simultaneously receiving 2 N bits to or from said memory arrays by utilizing said Data-In and Data-Out lines as a 2 N bit bidirectional bus.
Dependencies are inferred from the claim text.