US 4,375,625 AGranted

Switched-capacitor source resistor simulation circuit

AssigneeGTE Automatic Electric Laboratories Incorporated

InventorMan S. Lee

Life of this patent

Estimating the term…

Loading patent…

Abstract

An integratable circuit that simulates a source resistor comprises first and second nodes for connection to a voltage source and a virtual ground, respectively; a first integrated capacitor C1; and switch means operative for alternately electrically connecting C1's top and bottom plates to the first node and ground, respectively, and to ground and the second node, respectively, during first and second non-overlapping time periods in each time interval T for charging C1 to the source voltage and discharging C1 into the second node, respectively, where T is the time interval between adjacent second time periods and f=1/T is the switching frequency for C1. The switch means also operates for making similar connections to plates of second and third capacitors C2 and C3 in different time periods of ones of successive time intervals T, both C2 and C3 sampling a source voltage in synchronism with sampling by C1 during adjacent time intervals and holding a charge voltage for a time interval T prior to being discharged into the second node. The circuit simulates a source resistor when the first node is electrically connected to the output terminal of a voltage source that is connected to ground. This circuit configuration simulates a bilinear source resistor when the capacitances are the same values and the circuit is characterized by the bilinear transformation.

Claims14

Dependent claims

An integratable switched capacitor circuit for simulating a source resistor comprising:

a first node for electrical connection to the output terminal of a voltage souce that is associated with a ground reference potential;
a second node for connection to a virtual ground potential;
first and second capacitor means C1 and C2, each having a pair of terminals;
first switch means periodically operative in first and second non-overlapping switch states for periodically electrically connecting one and other terminals of C1 to ground and said first node, respectively, and electrically connecting said one and other terminals of C1 to said second node and ground, respectively, for charging C1 with the source voltage and discharging C1 into the second node, respectively;
said first switch means being operative in each of said first and second switch states once during each T second time interval, where T is the difference between times of termination of adjacent first switch states and f=1/T is the sampling frequency for C1;
and
second switch means being periodically operative in third and fourth non-overlapping switch states for periodically connecting one and other terminals of C2 to ground and said first node, respectively, and electrically connecting said one and other terminals of C2 to said second node and ground, respectively, for charging C2 with the source voltage and discharging C2 into the second node, respectively;
said second switch means being operative for terminating a third switch state at a first time which causes C2 to sample the voltage at said first node, for causing C2 to hold the sampled voltage, and for subsequently operating in a fourth state for discharging C2;
said circuit simulating a source resistor across said nodes when said first node is connected to the output terminal of a voltage source.

6 more elements

An integratable switched capacitor circuit for simulating a source resistor comprising:

a first node for electrical connection to the output terminal of a voltage source that is associated with a ground reference potential;
a second node for connection to a virtual ground potential;
first and second capacitors C1 and C2, each having a pair of terminals;
first switch means alternately operative in first and second non-overlapping switch states;
operation of said first switch means in the first state electrically connecting one and other terminals of C1 to ground and said first node for causing C1 to sample the source voltage;
operation of said first switch means in said second switch state electrically connecting said one and other terminals of C1 to said second node and ground for discharging C1 into said second node;
said first switch means being operative in the first and second switch states at different times during each T second time interval, where T is the difference between times of termination of adjacent first switch states and f=1/T is the sampling frequency for C1;
and
second switch means alternately operative in third and fourth non-overlapping switch states, operation of said second switch means in the third switch state electrically connecting one and other terminals of C2 to ground and said first node for causing C2 to sample the source voltage;
operation of said second switch means in the fourth switch state electrically connecting said one and other terminals of C1 to said second node and ground for discharging C2 into said second node;
said second switch means being operative for terminating a third switch state at a first time that is the same time as termination of a first switch state for causing C2 to sample the voltage at said first node at the same time that C1 samples this voltage, for causing C2 to hold the sampled voltage for at least a time interval T, and for subsequently operating in a fourth state for discharging C2 prior to initiation of the next first switch state;
said circuit simulating a source resistor across said nodes when said first node is connected to the output terminal of a voltage source and said second node is connected to a virtual ground potential.

9 more elements

Dependencies are inferred from the claim text.