US 4,366,468 AGranted

Charge-balanced analog-to-digital converter

AssigneeToko, Inc.

InventorToshikazu Yoneyama

Life of this patent

Estimating the term…

Loading patent…

Abstract

A charge-balanced analog-to-digital converter including an integrator, a capacitor, two counters and a control circuit. The integrator has two input terminals which are connected to an operational amplifier through separate resistors respectively. One of the input terminals is provided, during a first cyclic period, with a lower potential version of input voltage and during a second cyclic period, with a higher potential version of the input voltage. The other input terminal is provided, during the first and second cyclic periods, alternately with a reference voltage for charging the capacitor and an earth voltage for causing the integrator to be discharged, by discriminating the output of the integrator by means of the comparator. Clock signals which occur during the first and second cyclic periods are counted by one of the two counters, and clock signals which occur when the integrator is being charged during the first and second cyclic periods, are counted by way of summation and reduction by means of the other counter.

Claims2

Dependent claims

A charge-balanced analog-to-digital converter, comprising an integrator including a capacitor, two separate resistors, an operational amplifier, and first and second input terminals connected to the inverting input terminal of said operational amplifier through said two separate resistors respectively;

a comparator;
first and second counters;
and, a control circuit, responsive to the output of said comparator for providing said first input terminal during a first cyclic period, with the lower potential version of an input voltage to be subjected to analog-to-digital conversion and during a second cyclic period, with the higher potential version of said input voltage, and for providing said second input terminal during both the first and second cyclic periods, alternately with a reference voltage for charging said capacitor and a ground potential for causing said capacitor to be discharged;
said second counter being arranged to count clock signals occuring during said first and second cyclic periods, for making said first and second cyclic periods equal to each other;
said first counter being arranged to count up, during said first cyclic period, those ones of said clock signals which occur when said capacitor is being charged and count down said those ones of said clock signals during said second cyclic periods;
the values counted during the first and second periods are deducted so as to be converted to a digital signal in said first counter whereby said unknown input voltage is subjected to analog-to-digital conversion.

3 more elements

A charge-balanced analog-to-digital converter, comprising a first and a second input terminal;

an output terminal;
a first switch means connected to said first input terminal arranged to switch between the higher potential version and the lower potential version of an unknown input voltage;
a second switch means connected to said second input terminal arranged to alternately switch between a reference voltage and a ground potential;
an integrator including integration resistors connected to said first and second input terminals respectively, an operational amplifier having an inverting input terminal to which said resistors are connected at the other ends thereof, and a bias voltage source connected to the non-inverting input terminal of said operational amplifier;
a comparator adapted for zero-detection of the output voltage of said integrator;
a first and a second counter;
and a control circuit including means for setting first and second cyclic periods which are equal to each other, and for enabling the lower potential version of said unknown input voltage to be supplied to said first input terminal during the first conversion cyclic period and enabling the higher potential version of said unknown input voltage to be supplied to said first input terminal during second conversion cyclic period, said control circuit further including means for actuating said second switch means in accordance with a signal resulting from the zero potential detection effected by said comparator so that the reference voltage and ground potential are alternately imparted to said second input terminal during the first and second conversion cyclic periods, thereby causing said integrator to be charged and discharged, wherein clock pulses occurring during the first and second cyclic period are counted by said second counter;
clock pulses occurring while the integrator is being charged are counted by said first counter;
the values counted during the first and second periods are deducted so as to be converted to a digital signal in said first counter, whereby said unknown input voltage is subjected to analog-to-digital conversion.

6 more elements

Dependencies are inferred from the claim text.