Control of instruction pipeline in data processing system
AssigneeHitachi, Ltd.
InventorsYasushi Fukunaga, Tadaaki Bandoh
Life of this patent
Estimating the term…
Abstract
In a data processing system having an instruction pipeline in which each instruction is allotted for execution, part by part, to segments provided in the instruction pipeline so that the first segment executes a part of one instruction allotted thereto, while the successive segments execute respective parts of the preceding instructions allotted thereto, a control of the instruction pipeline is arranged to provide the segments with individual reference clock signals whose timings are determined separately depending on the capacity of each segment for execution of the allotted part of each instruction and also variable depending on the actual condition of the system in execution of each instruction.
Claims10
A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with a plurality of segments and each instruction is executed in a plurality of steps by said segments such that each segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while a different segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle,
- said control comprising:
- means provided for use exclusively by each of said segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment,
- said supplying means comprising means for adjusting, depending on a time period required for said each segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independently of the timing in parallel execution of the different steps by the different segment and means for controlling one-cycle period of at least one clock signal supplied to at least one of said segments so that said segments complete the respective steps allotted to them substantially at the same time in said one operation cycle.
A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with two segments and each instruction is executed in a plurality of steps by said segments such that one segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while the other segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising:
- means provided for use exclusively by each of said two segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said one segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independently of the timing in parallel execution of the different steps by the said other segment and means for controlling one-cycle period of at least one clock signal supplied to at least one of said segments so that said complete segments the respective steps allotted to them substantially at the same time in said one operation cycle.
A control of an instruction pipeline comprising at least plural segments in a data processing system wherein said system performs data processing according to programmed instructions, said instructions requiring different numbers of steps of processing time and each instruction is processed sequentially by a segment provided in said instruction pipeline, said control comprising:
- first means provided for each of said segments for generating a reference clock signal to control the timing of the operation of said each segment;
- and
- second means for defining one-cycle periods of the clock signal generated by said clock signal generating means according to the time required for each segment to execute its respective instruction;
- and
- gate means for preventing advance to the next reference clock cycle by the first means for one segment until the operation cycle of the first means for a second segment is finished.
A control of an instruction pipeline in a data processing system in which said instruction pipeline is provided with a plurality of segments and each instruction is executed in a plurality of steps by said segments such that each segment executes one or more of the steps allotted thereto relating to a given one instruction during one operation cycle, while a different segment parallely executes different steps allotted thereto relating to a different one instruction in the same operational cycle, said control comprising:
- means provided for use exclusively by each of said segments for supplying clock signals to control the timing in execution of the respective steps allotted to said each segment, said supplying means comprising means for adjusting, depending on a time period required for said each segment to complete each of the allotted steps, one-cycle period of the clock signal used for controlling the timing in execution of said each allotted step independelty of the timing in parallel execution of the different steps by the different segment and means for controlling the time period of at least one cycle period of said clock signal supplied to at least one of said segments so that the end of the execution of said instruction by said one segment substantially coincides with the end of the execution of the next instruction by said other segment.
Dependencies are inferred from the claim text.