US 4,365,261 AGranted

Co-planar barrier-type charge coupled device with enhanced storage capacity and decreased leakage current

AssigneeTexas Instruments Incorporated

InventorsPallab K. Chatterjee, Aloysious F. Tasch, Jr.

Life of this patent

Estimating the term…

Loading patent…

Abstract

A charge coupled device is disclosed which includes a plurality of stages having increased charge storage capacity and decreased leakage current. Each stage is comprised of a semiconductor substrate of a first-type conductivity having a first surface. An insulating layer of uniform thickness lies on the first surface. A charge transfer channel extends through each stage. Phase electrodes lie on the insulating layer transversely to the channel. The semiconductor substrate under each phase electrode is divided into a barrier region and an adjacent well region bounded by the channel. A shallow dopant layer of the first-type conductivity lies in each of the barrier regions relatively near to the first surface. A buried channel dopant layer of a second-type conductivity lies in the well regions and the barrier regions under and relatively near to the shallow first-type conductivity dopant layer. Additionally, an enhanced first-type conductivity dopant layer lies in the well regions and the barrier regions under and relatively near to the buried channel dopant layer of second-type conductivity.

Claims4

Dependent claims

A charge coupled device comprising:

a substrate of semiconductor material having a dopant impurity of P-type conductivity, said substrate having a first surface;
a body of insulating material disposed on said first surface of said substrate;
means defining a buried channel layer having a dopant impurity of N-type conductivity in said substrate lying adjacent to said first surface of said substrate and providing a charge transfer channel;
first and second spaced apart phase electrodes overlying said channel in transverse relation thereto and arranged with respect to said body of insulating material so as to provide a layer of insulating material of uniform thickness between each of said phase electrodes and said first surface of said substrate;
spaced relatively shallow regions having a dopant impurity of P-type conductivity lying within said buried channel layer of N-type conductivity near said first surface of said substrate, each of said relatively shallow P-type conductivity regions extending beneath a corresponding one of said first and second phase electrodes and being respectively aligned adjacent one edge thereof but terminating short of the opposite edge of the electrode corresponding thereto;
said substrate under each of said first and second phase electrodes being divided into a barrier region including a respective shallow P-type conductivity region therein and an adjacent well region, said buried channel layer of N-type conductivity extending through said barrier regions and said well regions;
an enhanced relatively deep layer having a dopant impurity of P-type conductivity and of greater concentration than the P-type conductivity dopant impurity in the semiconductor material of said substrate disposed within said substrate at a depth spaced from said first surface and extending through said barrier regions and said well regions beneath said first and second phase electrodes;
and
the P-type conductivity dopant impurity of each of said relatively shallow P-type conductivity regions having a Gaussian distribution with a peak lying within 500 A-2000 A from said first surface of said substrate, the N-type conductivity dopant impurity of said N-type conductivity buried channel layer having a Gaussian distribution with a peak lying within 3000 A-10,000 A from said first surface, and the P-type conductivity dopant impurity of said enhanced relatively deep P-type conductivity layer having a Gaussian distribution with a peak lying within 5000 A-15,000 A from said first surface.

6 more elements

A charge coupled device comprising:

a substrate of semiconductor material having a dopant impurity of P-type conductivity, said substrate having a first surface;
a body of insulating material disposed on said first surface of said substrate;
means defining a buried channel layer having a dopant impurity of N-type conductivity in said substrate lying adjacent to said first surface of said substrate and providing a charge transfer channel;
first and second spaced apart phase electrodes overlying said channel in transverse relation thereto and arranged with respect to said body of insulating material so as to provide a layer of insulating material of uniform thickness between each of said phase electrodes and said first surface of said substrate;
spaced relatively shallow regions having a dopant impurity of P-type conductivity lying within said buried channel layer of N-type conductivity near said first surface of said substrate, each of said relatively shallow P-type conductivity regions extending beneath a corresponding one of said first and second phase electrodes and being respectively aligned adjacent one edge thereof but terminating short of the opposite edge of the electrode corresponding thereto;
said substrate under each of said first and second phase electrodes being divided into a barrier region including a respective shallow P-type conductivity region therein and an adjacent well region, said buried channel layer of N-type conductivity extending through said barrier regions and said well regions;
an enhanced relatively deep layer having a dopant impurity of P-type conductivity and of greater concentration than the P-type conductivity dopant impurity in the semiconductor material of said substrate disposed within said substrate at a depth spaced from said first surface and extending through said barrier regions and said well regions beneath said first and second phase electrodes;
and
the N-type conductivity dopant impurity of said N-type conductivity buried channel layer having a relatively uniform distribution extending from said first surface of said substrate to approximately 3000 A-10,000 A below said first surface, and the P-type conductivity dopant impurity of said enhanced relatively deep P-type conductivity layer having a relatively uniform distribution extending from said N-type conductivity buried channel layer to approximately 5000 A-15,000 A below said first surface.

6 more elements

Dependencies are inferred from the claim text.