US 4,360,869 AGranted

Control store organization for a data processing system

AssigneeHoneywell Information Systems Inc.

InventorsPhilip E. Stanley, David E. Cushing, Donald R. Taylor

Life of this patent

Estimating the term…

Loading patent…

Abstract

A control store included in a data processing system for storing microinstructions in a plurality of microinstructions storage locations is organized in two parts, an upper bank and a lower bank. The lower bank is directly addressed by a portion of the currently addressed control store word, whereas the upper bank is addressed by use of a multiplexer, with inputs thereto coupled from various logic elements. Apparatus is included to determine which part of the control store will be selected and to allow such determination at a time substantially after the addresses for the first and second parts have been received by the control store. In addition, the elements included in the upper bank are selected to have address propagation time sufficiently faster than the address propagation time of the lower bank to compensate for the additional logic propagation delay introduced by the multiplexer so that the contents of the addressed locations of the upper and lower banks are available for use by the system at substantially the same time.

Claims8

Dependent claims

In a data processing system wherein a processor executes a series of addressable microinstructions to control the functions performed by the system and wherein the execution of a microinstruction by the processor generates the address of the next microinstruction to be executed, a microinstruction storage and transfer device comprising:

an alternate source of microinstruction addresses;
a microinstruction output register;
a microinstruction transfer path coupled to said microinstruction register;
and
a microinstruction control store comprising:
first storage means coupled to said microinstruction transfer path for storing microinstructions in a plurality of addressable storage locations, said first storage means having means for selectively addressing and transferring microinstructions stored therein to said microinstruction output register over said microinstruction transfer path responsive to said microinstruction addresses generated by the processor, said first storage means having a first address propagation rate substantially determining the period of time necessary to address and to transfer a microinstruction stored in said first storage means to said microinstruction output register;
address selector means for selecting among said next microinstruction addresses generated by said processor and said microinstruction addresses from said alternate source to output a selected microinstruction address after a first predetermined delay;
and
second storage means, coupled to said address selector means and said microinstruction transfer path, for storing microinstructions in a plurality of addressable storage locations, said second storage means having means for selectively addressing and transferring microinstructions stored therein to said microinstruction output register over said microinstruction transfer path responsive to said selected microinstruction address outputted by said address selector means, said second storage means having a second address propagation rate sufficiently faster than said first address propagation rate of said first storage means to compensate for said first predetermined delay of said address selector means such that an address is selected by said address selector means and a microinstruction is addressed and transferred to said microinstruction output register by said second storage means responsive to said selected address in a time period substantially equal to the period of time necessary for said first storage means to address and to transfer a microinstruction stored therein to said microinstruction output register.

6 more elements

In a data processing system wherein a processor executes a series of addressable microinstructions to control the functions performed by the system and wherein the execution of a microinstruction by the processor generates an address of the next microinstruction to be executed, a microinstruction storage and transfer device comprising:

a microinstruction output register;
an alternate source of microinstruction addresses;
and
a microinstruction control store comprising:
a first memory for storing microinstructions in a lower bank of first addressable microinstruction storage locations selectively addressed by said microinstruction addresses generated by said processor, said first memory having means outputting said addressed microinstructions after a first address propagation delay time;
and
a first microinstruction transfer path coupled to said microinstruction output register and to said first memory for transferring said microinstructions outputted from said first memory to said microinstruction output register;
a microinstruction address multiplexer for selecting between said next microinstruction addresses generated by said processor and said microinstruction addresses from said alternate source for outputting a selected microinstruction address after a first predetermined delay;
a second memory for storing microinstructions in an upper bank of second addressable microinstruction storage locations selectively addressed by said selected microinstruction addresses outputted by said microinstruction address multiplexer, said second memory having means for outputting microinstructions stored therein at addresses corresponding to said selected microinstruction addresses after a second address propagation delay time, said second address propagation delay time being sufficiently shorter than said first address propagation delay time to enable microinstruction address selection by said microinstruction multiplexer and the addressing and outputting of a microinstruction stored in a said second microinstruction storage location corresponding to said selected microinstruction address in a time period substantially equal to said first address propagation delay time;
and
gate circuit means connected to the output of said second memory means for transferring said microinstructions outputted from said second memory to said first microinstruction transfer path.

8 more elements

Dependencies are inferred from the claim text.